Byte swap operation for a 64 bit operand

Details Byte swap operation for a 64 bit operand Byte swap operation for a 64 bit operand

2006-05-16

2006-05-16

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C712S300000

Reexamination Certificate

active

07047383

ABSTRACT:
A method for a byte swap operation on a 64 bit operand. The method of one embodiment comprises accessing an operand stored in a register. The operand is comprised of a plurality of bytes of data. A first set of bytes located in an upper half of said register is reordered. A second set of bytes located in a lower half of said register is reordered. The first set of bytes is swapped with the second set of bytes, wherein the first set of bytes is relocated to the lower half of the register and the second set of bytes is relocated to the upper half of the register.

REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4139899 (1979-02-01), Tulpule et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4903228 (1990-02-01), Gregoire et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5081698 (1992-01-01), Kohn
patent: 5095457 (1992-03-01), Jeong
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5390135 (1995-02-01), Lee et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5408670 (1995-04-01), Davies
patent: 5423010 (1995-06-01), Mizukami
patent: 5426783 (1995-06-01), Norrie et al.
patent: 5465374 (1995-11-01), Dinkjian et al.
patent: 5487159 (1996-01-01), Byers et al.
patent: 5579253 (1996-11-01), Lee et al.
patent: 5594437 (1997-01-01), O'Malley
patent: 5594919 (1997-01-01), Turkowski
patent: 5625374 (1997-04-01), Turkowski
patent: 5680161 (1997-10-01), Lehman et al.
patent: 5819117 (1998-10-01), Hansen
patent: 5909572 (1999-06-01), Thayer et al.
patent: 6041404 (2000-03-01), Roussel et al.
patent: 6115812 (2000-09-01), Abdallah et al.
patent: 6221740 (2001-04-01), Dai et al.
patent: 6243808 (2001-06-01), Wang
patent: 6728874 (2004-04-01), Sijstermans et al.
patent: WO 97/07450 (1997-02-01), None
patent: WO 97/09671 (1997-03-01), None
patent: WO 97/32278 (1997-09-01), None
Hansen, “MicroUnity's MediaProcessor Architecture”, IEEE Micro, 1996, p. 34-41.
Handy, “The Cache Memory Book”, 1998, Acedemic Press, 2nded, p. 1-5,27-28.
Microsoft Press, “Computer Dictionary”, 1997, 3rded., p. 402.
Abbott, et al., “Broadband Algorithms with the MicroUnity Mediaprocessor,” MicroUnity Systems Engineering, Inc., Proceedings of Compcon, IEEE, 1996, pp. 349-354.
Advanced Micro Devices, Inc., “AMD-3D Technology Manual,” Feb., 1998, pp. 1-58.
Austrian Search Report, Appln. No. 9901342-7, Oct. 31, 2000, 7 pages.
Case, B., “Philips Hopes to Displace DSPs with VLIW, TriMedia Processors Aimed at Future Multimedia Embedded Apps,” Microprocessor Report, Dec. 1994, pp. 12-18.
Diefendorff, K., et al., “AltiVec Extension to PowerPC Accelerates Media Processing,” IEEE, #0272-1732/00, 2000, pp. 85-95.
Errata to MC88110Second Generation RISC Microprocessor User's Manual, Motorola, Inc., 1992, pp. 1-11.
European Search Report, EP 99 30 2378, Mar. 14, 2000, 3 pages.
Gwennap, L., “New PA-RISC Processor Decodes MPEG Video, H s PA-7100LC Uses New Instructions to Eliminate Decoder Chip,” Microprocessor Report, Jan. 1994, pp. 16-17.
Hansen, C., “Architecture of a Broadband Mediaprocessor,” Proceedings of Compcon, IEEE, 1996, pp. 334-340.
Hayes, et al., “MicroUnity Software Development Environment,” MicroUnity Systems Engineering, Inc., Proceedings of Compcon, IEEE, 1996, pp. 341-348.
Hewlet Packard, “64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture,” Microprocessors Precision Architecture, 1997, 18 pages.
i860 TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1992, Chapters 1, 3, 8, and 12.
Intel Corporation, “Intel Architecture Software Developer's Manual, vol. 2; Instruction Set Reference,” 1999, 26 pgs.
Intel Corporation, “Willamette Processor Developer's Guide,” Manual, Feb. 2000, 16 pages.
Intel i750, i860 TM, i960 Processors and Related Products, 1993, pp. 1-3.
Intel Corporation, “IA-32 Intel® Architecture Software Developer's Manual, vol. I: Basic Architecture,” 2002, 21 pgs. total.
Intel Corporation, “IA-32 Intel® Architecture Software Developer's Manual, vol. II: Instruction Set Reference,” 2002, 19 pgs. total.
Intel Corporation, “Intel® Itanium ™ Architecture Software Developer's Manual, vol. 3: Instruction Set Reference,” Rev. 2.0, Dec. 2001, 30 pgs. total.
Intel Corporation, “Intel486™ Microprocessor Family Programmer's Reference Manual,” 1992, 44 pgs. total.
Intel Corporation, “Pentium® Processor Family Developer's Manual, vol. 3: Architecture and Programming Manual,” 1995, 54 pgs. total.
Intel Corporation, Pentium Processor's User's Manual, vol. 3: Architecture and Programming Manual, 1993, Index and Chapters 1, 3, 4, 6, 8, 18, and partial chapter 25.
Kawakami, Y., et al., “A Single-Chip Digital Signal Processor for Voiceband Applications,” IEEE, 1980 International Solid-State Circuits Conference, pp. 40-41.
Lee, R.B., “Accelerating Multimedia with Enhanced Microprocessors,” IEEE Micro, Apr. 1995, pp. 22-32.
Levinthal, et al., “Chap—A SIMD Graphics Processor,” Computer Graphics Project, ACM, vol. 18, No. 3, Jul. 1984, pp. 77-81.
Levinthal, et al., “Parallel Computers for Graphics Applications,” Proceedings: Second Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems, (ASPLOS II), IEEE, 1987, pp. 193-198.
Margulis, N., “i860 Microprocessor Architecture,” McGraw Hill, Inc., 1990, Chapters 6,7,8,10, and 11.
MC88110 Programmer's Reference Guide, Motorola, Inc., 1992, pp. 1-4.
MC88110 Second Generation-RISC Microprocessor User's Manual, Motorola, Inc., Sep. 1992, pp. 2-1 through 2-22, 3-1 through 3-32, 5-1 through 5-25, 10-62 through 10-71, Index 1 through 17.
MIPS, “MIPS Digital Media Extension,”Set Architecture Specification, http:/ /www.mips.com/MDMXspec.ps (Oct. 21, 1997), 8 pages.
Motorola MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc., 1991.
Shipnes, J., “Graphics Processing with the 88110 RISC Microprocessor,” Motorola, Inc., IEEE, No. 0-8186-26455-0/92, 1992, pp. 169-174.
Silicon Graphics, “Silicon Graphics Introduces Compact MIPS® RISC Microprocessor Code for High Performance at a Low Cost,” Oct. 21, 1996, 13 pages.
Sun Microsystems, ULTRASPARC™ The Visual Instruction Set (VIS™): On Chip Support for New-Media Processing, Whitepaper 95-022, 1996, 7 pages.
Sun Microsystems, Inc., “Visual Instruction Set (VIS™) User's Guide,” Version 1.1, Mar. 1997, pp. i-vii & 1-136.
TMS320c2X, User's Guide, Digital Signal Processing Products, Texas Instruments, 1993, pp. 3-2-3-11;3-28-3-34;4-1-4-22;4-41;4-103;4-119;4-120;4-122;4-150;4-151.
Tri Media, “TM 1000 Preliminary Data Book,” Phillips Electronics North America Corporation, 1997, 30 pages.
UltraSPARC Multimedia Capabilities On-Chip Support for Real0-Time Video and Advanced Graphics;SPARC Technology Business, Sep. 1994, Sun Microsystems, Inc.
Wang et al., “A Processor Architecture for 3D Graphics Calculations,” Computer Motion, Inc., Goleta CA, 23 pgs.

Affiliated with

Also associated with

Rating

Byte swap operation for a 64 bit operand does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Byte swap operation for a 64 bit operand, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Byte swap operation for a 64 bit operand will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3556993