Bypass circuit for bypassing host computer which are connected t

Details Bypass circuit for bypassing host computer which are connected t Bypass circuit for bypassing host computer which are connected t

1997-08-08

2000-03-14

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral monitoring

710 28, 710 38, 710131, 714 22, 714 30, 714 42, 714 43, C06F 1122

Patent

active

060386185

ABSTRACT:
A data processing system comprises a host computer connected for the transfer of data to and from a plurality of data storage devices arranged in a string, the host computer including communication means comprising first and second ports connecting to first and second communication links, the first and second communication links being connected respectively to first and second data storage devices of said string. A bypassing means is provided between the first and second ports of the host system and the first and second data storage devices, the bypassing means being comprised of an independent bypass circuit on each of the first and second communication links between each of the first and second ports and the first and second data storage devices, the bypassing means being operable to bypass the host computer by connecting the first and second devices only when both of said independent bypass circuits detect a lack of data transfer on their respective links.

REFERENCES:
patent: 3458661 (1969-07-01), Forde et al.
patent: 4035770 (1977-07-01), Sarle
patent: 4048446 (1977-09-01), Hafner et al.
patent: 4159470 (1979-06-01), Strojny et al.
patent: 4245343 (1981-01-01), Frey
patent: 4594724 (1986-06-01), Hogan
patent: 4704713 (1987-11-01), Haller et al.
patent: 4733391 (1988-03-01), Godbold et al.
patent: 4837856 (1989-06-01), Glista, Jr.
patent: 4937823 (1990-06-01), Bekki et al.
patent: 4956836 (1990-09-01), Boatwright
patent: 4973955 (1990-11-01), Avaneas
patent: 5132962 (1992-07-01), Hobgood et al.
patent: 5218600 (1993-06-01), Schenkyr et al.
patent: 5317198 (1994-05-01), Husbands
patent: 5436624 (1995-07-01), Pearce et al.
patent: 5442623 (1995-08-01), Wu
patent: 5448572 (1995-09-01), Knox et al.
patent: 5802258 (1998-09-01), Chen
patent: 5825850 (1998-10-01), Bren et al.
patent: 5841791 (1998-11-01), Hashizume
patent: 5941992 (1999-08-01), Croslin et al.
patent: 5948108 (1999-09-01), Lu et al.
IBM Technical Disclosure Bulletin vol. 16, No. 10, Mar. 1974, `Improved Efficiency Loop`, R A Thorpe.

Affiliated with

Also associated with

Rating

Bypass circuit for bypassing host computer which are connected t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bypass circuit for bypassing host computer which are connected t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bypass circuit for bypassing host computer which are connected t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179510