Bus translator

Details Bus translator Bus translator

2011-03-29

2011-03-29

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C382S181000

Reexamination Certificate

active

07917684

ABSTRACT:
Disclosed are methods and devices, among which is a device including a bus translator. In some embodiments, the device also includes a core module and a core bus coupled to the core module. The bus translator may be coupled to the core module via the core bus, and the bus translator may be configured to translate between signals from a selected one of a plurality of different types of buses and signals on the core bus.

REFERENCES:
patent: 5014327 (1991-05-01), Potter et al.
patent: 5300830 (1994-04-01), Hawes
patent: 5331227 (1994-07-01), Hawes
patent: 5581708 (1996-12-01), Iijima
patent: 6240003 (2001-05-01), McElroy
patent: 6851014 (2005-02-01), Chang et al.
patent: 6880087 (2005-04-01), Carter
patent: 6906938 (2005-06-01), Kaginele
patent: 6944710 (2005-09-01), Regev et al.
patent: 7032045 (2006-04-01), Kostadinov
patent: 7089352 (2006-08-01), Regev et al.
patent: 7146643 (2006-12-01), Dapp et al.
patent: 7249213 (2007-07-01), Feng et al.
patent: 7260558 (2007-08-01), Cheng et al.
patent: 7392229 (2008-06-01), Harris et al.
patent: 7444434 (2008-10-01), Kravec et al.
patent: 2003/0014579 (2003-01-01), Heigl et al.
patent: 2006/0095607 (2006-05-01), Lim et al.
patent: 2007/0075878 (2007-04-01), Furodet et al.
patent: 2007/0127482 (2007-06-01), Harris et al.
patent: 2007/0282833 (2007-12-01), McMillen et al.
Definition of Multiplexer, <http://en.wikipedia.org/wiki/Multiplexer>, accessed on Apr. 13, 2010.
U.S. Appl. No. 60/652,738, filed Feb. 12, 2005, Harris et al.
U.S. Appl. No. 12/253,966, filed Oct. 18, 2008, Noyes et al.
U.S. Appl. No. 12/253,967, filed Oct. 18, 2008, Noyes et al.
U.S. Appl. No. 12/265,421, filed Nov. 5, 2008, Noyes.
U.S. Appl. No. 12/265,465, filed Nov. 5, 2008, Noyes.
U.S. Appl. No. 12/268,270, filed Nov. 10, 2008, Noyes et al.
U.S. Appl. No. 12/325,875, filed Dec. 1, 2008, Noyes.
U.S. Appl. No. 12/325,982, filed Dec. 1, 2008, Noyes.
U.S. Appl. No. 12/325,986, filed Dec. 1, 2008, Noyes.
U.S. Appl. No. 12/325,990, filed Dec. 1, 2008, Noyes.
U.S. Appl. No. 12/347,403, filed Dec. 31, 2008, Noyes.
U.S. Appl. No. 12/350,132, filed Jan. 7, 2009, Pawlowski.
U.S. Appl. No. 12/350,136, filed Jan. 7, 2009, Pawlowski.
U.S. Appl. No. 12/350,142, filed Jan. 7, 2009, Pawlowski.
U.S. Appl. No. 12/352,311, filed Jan. 12, 2009, Noyes.
Beesley, K. R.; Arabic Morphology Using Only Finite-State Operations; Xerox Research Centre Europe; pp. 50-57.
Bird, S. et al.; One-Level Phonology: Autosegmental Representations and Rules as Finite Automata; Association for Computational Linguistics; University of Edinburgh; vol. 20; No. 1; pp. 55-90; 1994.
Bispo, J. et al.; Regular Expression Matching for Reconfigurable Packet Inspection; IEEE.
Bispo, J. et al.; Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues; IST/INESC-ID, Libson, Portugal; pp. 1-12.
Brodie, B. et al.; A scalable Architecture for High-Throughput Regular-Expression Pattern Matching; Exegy Inc.; pp. 1-12.
Clark, C.; Design of Efficient FPGA Circuits for Matching Complex Patterns in Network Intrusion Detection Systems (Master of Science Thesis); Georgia Institute of Technology; pp. 1-56; Dec. 2003.
Clark, C.; A Unified Model of Pattern-Matching Circuits for Field-Programmable Gate Arrays [Doctoral Dissertation]; Georgia Institute of Technology; pp. 1-177; 2006.
Clark, C. et al.; Scalable Pattern Matching for High Speed Networks; Proceedings of the 12thAnnual IEEE symposium on Field-Programmable Custom Computing Machines (FCCM'04);Georgia Institute of Technology; pp. 1-9; 2004.
Clark, C. et al.; A Unified Model of Pattern-Matching Circuit Architectures; Tech Report GIT-CERCS-05-20;Georgia Institute of Technology; pp. 1-17.
Fide, S.; String Processing in Hardware; Scalable Parallel and Distributed Systems Lab; Proceedings of the 12thAnnual IEEE symposium on Field-Programmable Custom Computing Machines (FCCM'04);School of Electrical and Computer Engineering; Georgia Institute of Technology; pp. 1-9; 2004.
Fisk, M. et al.; Applying Fast String Matching to Intrusion Detection; Los Alamos National Laboratory; University of California San Diego; pp. 1-21.
Korenek, J.; Traffic Scanner-Hardware Accelerated Intrusion Detection System; http://www.liberouter.org/ ;2006.
Kumar, S. et al.; Curing Regular Expressions matching Algorithms from Insomnia, Amnesia, and Acaluia; Department of Computer Science and Engineering; Washington University in St. Louis; pp. 1-17; Apr. 27, 2007.
Lipovski, G.; Dynamic Systolic Associative Memory Chip; IEEE; Department of Electrical and Computer Engineering; University of Texas at Austin; pp. 481-492; 1990.
Lin, C. et al.; Optimization of Pattern Matching Circuits for Regular Expression on FPGA; IEEE Transactions on Very Large Scale Integrations Systems; vol. 15, No. 12, pp. 1-6; Dec. 2007.
Schultz, K. et al.; Fully Parallel Integrated CAM/RAM Using Preclassification to Enable Large Capacities; IEEE Journal on Solid-State Circuits; vol. 31; No. 5; pp. 689-699; May 1996.
Shafai, F. et al.; Fully Parallel 30-MHz, 2.5-Mb CAM; IEEE Journal of Solid-State Circuits, vol. 33; No. 11; pp. 1690-1696; Nov. 1998.
Sidhu, R. et al.; Fast Regular Expression Pattern Matching using FPGAs; Department of EE-Systems; University of Southern California; pp. 1-12.
Wada, T.; Multiobject Behavior Recognition Event Driven Selective Attention Method; IEEE; pp. 1-16; 2000.
Yu, F.; High Speed Deep Packet Inspection with Hardware Support; Electrical Engineering and Computer Sciences; University of California at Berkeley; pp. 1-217; Nov. 22, 2006.
Freescale and Kaspersky® Accelerated Antivirus Solution Platform for OEM Vendors; Freescale Semiconductors Document; pp. 1-16; 2007.
Hurson A. R.; A VLSI Design for the Parallel Finite State Automaton and Its Performance Evaluation as a Hardware Scanner; International Journal of Computer and Information Sciences, vol. 13, No. 6. 1984.

Affiliated with

Also associated with

Rating

Bus translator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus translator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2724162