Bus transaction reordering in a computer system having unordered

Details Bus transaction reordering in a computer system having unordered Bus transaction reordering in a computer system having unordered

1997-01-07

1999-11-30

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710107, 709208, G06F 946, G06F 1336, G11C 700

Patent

active

059960361

ABSTRACT:
A mechanism is provided for reordering bus transactions to increase bus utilization in a computer system in which a split-transaction bus is bridged to a single-envelope bus. In one embodiment, both masters and slaves are ordered, simplifying implementation. In another embodiment, the system is more loosely coupled with only masters being ordered. Greater bus utilization is thereby achieved. To avoid deadlock, transactions begun on the split-transaction bus are monitored. When a combination of transactions would, if a predetermined further transaction were to begin, result in deadlock, this condition is detected. In the more tightly coupled system, the predetermined further transaction, if it is requested, is refused, thereby avoiding deadlock. In the more loosely-coupled system, the flexibility afforded by unordered slaves is taken advantage of to, in the typical case, reorder the transactions and avoid deadlock without killing any transaction. Where a data dependency exists that would prevent such reordering, the further transactions is killed as in the more tightly-coupled embodiment. Data dependencies are detected in accordance with address-coincidence signals generated by slave devices on a cache-line basis. In accordance with a further optimization, at least one slave device (e.g., DRAM) generates page-coincidence bits. When two transactions to the slave device are to the same address page, the transactions are reordered if necessary to ensure that they are executed one after another without any intervening transaction. Latency of the slave is thereby reduced.

REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4473880 (1984-09-01), Budde et al.
patent: 4965716 (1990-10-01), Sweeney
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5257356 (1993-10-01), Brockmann et al.
patent: 5287477 (1994-02-01), Johnson et al.
patent: 5327538 (1994-07-01), Hamaguchi et al.
patent: 5345562 (1994-09-01), Chen
patent: 5375215 (1994-12-01), Hanawa et al.
patent: 5473762 (1995-12-01), Krein et al.
patent: 5592631 (1997-01-01), Kelly et al.
patent: 5682512 (1997-10-01), Tetrick
patent: 5822772 (1998-10-01), Chan et al.

Affiliated with

Also associated with

Rating

Bus transaction reordering in a computer system having unordered does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus transaction reordering in a computer system having unordered, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus transaction reordering in a computer system having unordered will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1687675