Bus-to-bus bridge in computer system, with fast burst memory ran

Details Bus-to-bus bridge in computer system, with fast burst memory ran Bus-to-bus bridge in computer system, with fast burst memory ran

1998-11-05

2000-11-14

Etienne, Ario

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710107, 710 35, 711146, G06F 1300

Patent

active

061483591

ABSTRACT:
A computer system has a processor bus under control of the microprocessor itself, and this bus communicates with main memory, providing high-performance access for most cache fill operations. In addition, the system includes one or more expansion buses, preferably of the PCI type in the example embodiment. A host-to-PCI bridge is used for coupling the processor bus to the expansion bus. Other buses may be coupled to the PCI bus via PCI-to-EISA bridges, for example. The host-to-PCI bridge contains queues for posted writes and delayed read requests. All transactions are queued going through the bridge, upstream or downstream. The system bus is superpipelined, in that transactions overlap. A fast burst transactions are allowed between the bridge and main memory, i.e., requests which can be satisfied without deferring or retrying are applied to the system bus without waiting to get a response from the target. A range of addresses (e.g., system memory addresses) is defined to be a fast burst range, and any address in this range is treated differently compared to addresses outside the range. The bridge is programmed, by configuration cycles, to establish this fast burst range, within which it is known that an out-of-order response will not be received. When a transaction reaches the bridge interface from the bridge or PCI bus, and it is recognized that the address is within the range, then the fast burst mode is allowed, and write addresses are allowed to follow one another without the delay for the snoop phase or the possibility of defer or retry.

REFERENCES:
patent: 5535363 (1996-07-01), Prince
patent: 5630094 (1997-05-01), Hayek et al.
patent: 5664124 (1997-09-01), Katz et al.
patent: 5694556 (1997-12-01), Neal et al.
patent: 5717894 (1998-02-01), Vivio
patent: 5835741 (1998-11-01), Elkhoury et al.

Affiliated with

Also associated with

Rating

Bus-to-bus bridge in computer system, with fast burst memory ran does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus-to-bus bridge in computer system, with fast burst memory ran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus-to-bus bridge in computer system, with fast burst memory ran will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2075627