Bus termination scheme having concurrently powered-on...

Details Bus termination scheme having concurrently powered-on... Bus termination scheme having concurrently powered-on...

2004-02-25

2008-08-12

Nguyen, Linh (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S082000, C326S083000, C326S086000

Reexamination Certificate

active

07411415

ABSTRACT:
Embodiments of methods, apparatuses, systems and/or devices associated with a bus termination scheme are disclosed.

REFERENCES:
patent: 4992676 (1991-02-01), Gerosa et al.
patent: 5248906 (1993-09-01), Mahmood
patent: 5442305 (1995-08-01), Martin et al.
patent: 5602494 (1997-02-01), Sundstrom
patent: 5608312 (1997-03-01), Wallace
patent: 5619147 (1997-04-01), Hunley
patent: 5635852 (1997-06-01), Wallace
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6054881 (2000-04-01), Stoenner
patent: 6154060 (2000-11-01), Morriss
patent: 6194924 (2001-02-01), Welch et al.
patent: 6204692 (2001-03-01), Nakagawa
patent: 6232814 (2001-05-01), Douglas, III
patent: 6351358 (2002-02-01), Allen
patent: 6359951 (2002-03-01), Morriss et al.
patent: 6362655 (2002-03-01), Abraham et al.
patent: 6366129 (2002-04-01), Douglas et al.
patent: 6414512 (2002-07-01), Moyer
patent: 6424170 (2002-07-01), Raman et al.
patent: 6426854 (2002-07-01), Allen
patent: 6512401 (2003-01-01), Clark et al.
patent: 6515502 (2003-02-01), Hsiao et al.
patent: 6642742 (2003-11-01), Loyer
patent: 6744275 (2004-06-01), Chansungsan
patent: 6781416 (2004-08-01), Nguyen et al.
patent: 6930507 (2005-08-01), Dreps et al.
patent: 7154981 (2006-12-01), Tokuhiro et al.
patent: 7239171 (2007-07-01), Wang et al.
patent: 2004/0080339 (2004-04-01), Kubo
Dave Bursky, “Shhh! Nonlinear Active Termination Quiets Ringing”, Electronic Design, Nov. 20, 2000, 6 Pgs.
Rabaey, et al., “Digital Integrated Circuits a Design Perspective”, Coping with interconnect, Dec. 15, 2002, 34 Pgs.
“How to Optimize Memory Resource Cost and Performance in SoC Designs” www.same-conference.org, 2003, Abstract, 1-5 Pgs, no month.
Alexander, “Signal Integrity in FPGA Design”, (V1.0) Aug. 22, 2002, MAPLD Conference 2002, 11 Pgs.
Dr. Paul D. Franzon, NC State University, ECE 733 Class Notes, www.ece.ncsu.edu/erl/faculty/paulf.html, 2003, 13 Pgs, no month.
“Integrated Passive & Active Devices Filter and Termination Circuits”, STMicroelectronics 2001, 4 Pgs, no month.
Bashirullah, et al., “Low-Power Design Methodology for an On-Chip Bus With Adaptive Bandwidth Capability”, DAC 2003, pp. 628-633, no month.
Lostcircuits, “Sacrificing Latency”, Jan. 6, 2003, www.lostcircuits.com/memory/ddrii, 13 Pgs.
David G. Morrison, “Bus-Termination Scheme Offers Space and Layout Advantages”, Electronic Design 2001, 3 Pgs, no month.
Lee Sledjeski, “Considerations for Bus Termination in Computing Systems”, International IC 1999 Conference Proceedings, pp. 223-228, no month.
Cost Assessment-Discrete Resistors vs. Integrated Resistor Networks, California Micro Devices, www.calmicro.com/applications/appdocs/html/st-101.html,7 Pgs, no date.
Stephen Diamond, “P1394: Good for Desktops and Portables”, Micro Standards, Apr. 1995 IEEE, pp. 81-83, no date.
Singh, et al., “A 1.9V I/O Buffer With Gate-Oxide Protection and Dynamic Bus Termination for 400MHz Ultrasparc Microprocessor”, no date, 1999 IEEE International Solid-State Circuits Conference, pp. 274-275, no month.
John Tucker, “Using the TPS54672 Tracking/Termination Synchronous PWM Switcher With Integrated FETs (Swift) for DDR and Bus Termination Applications”, no date, Texas Instruments Nov. 2001, 3 Pgs, no date.

Affiliated with

Also associated with

Rating

Bus termination scheme having concurrently powered-on... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus termination scheme having concurrently powered-on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus termination scheme having concurrently powered-on... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4003966