Bus termination circuitry and methods for implementing the same

Details Bus termination circuitry and methods for implementing the same Bus termination circuitry and methods for implementing the same

1998-05-13

2000-09-19

Follansbee, John A.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710103, 710104, 710100, G06F 1300

Patent

active

061226890

ABSTRACT:
Disclosed is a host adapter having automatic termination, and a method for implementing the automatic termination. The host adapter includes a first connector for connecting to at least one external peripheral device and a second connector for connecting to at least one internal peripheral device. The host adapter further includes a termination system circuit that is coupled between the first connector and the second connector. The termination system circuit is configured to produce bit data that is indicative of whether a peripheral device is coupled to one or both of the first connector and the second connector. Preferably, the termination system circuit communicates the bit data to a software termination engine upon boot-up to enable or disable a termination of the host adapter. Furthermore, the termination system circuit includes a termination control decoder and a tri-state buffer. The host adapter also includes a termination over-ride control that is configured to over-ride the automatic termination generated by the termination system circuit via a software control.

REFERENCES:
patent: 5535336 (1996-07-01), Smith et al.
patent: 5706447 (1998-01-01), Vivio
patent: 5751977 (1998-05-01), Alexander
patent: 5953540 (1999-09-01), Raymond
Unknown, "ASUS PCI-DA2100 PCI to SCSI Disk Array Controller", User's Manual Hardware Installation, Rev. 1.22, Nov., 1996, ASUSTeK Computer, Inc.
Unkown, "ASUS P2L97-S Pentium II Motherboard", User's Manual, Rev. 1.05, Sep. 1997, ASUSTeK Computer, Inc.
Unknown, "ASUS P2L97 Pentium II Motherboard", User's Manual, Rev. 1.05, Sep. 1997, ASUSTeK Computer, Inc.

Affiliated with

Also associated with

Rating

Bus termination circuitry and methods for implementing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus termination circuitry and methods for implementing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus termination circuitry and methods for implementing the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1083815