Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2008-06-03
2008-06-03
Phan, Raymond (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S313000, C710S060000, C710S033000, C710S061000
Reexamination Certificate
active
07383372
ABSTRACT:
The invention relates to a bus system comprising a first station and a second station coupled by a bus for transferring signals. The bus is arranged to operate according to a protocol in which said first station repeatedly sends requests for data to the second station. The protocol comprises a first mode for transferring the requests in a first request format at a first communication speed and at least a second mode for transferring said requests in a second request format at a second speed. The second station is arranged to receive requests in a mode selected from a group of modes comprising said first and second modes, and is arranged to give a first indication to said first station if it is arranged to operate according to the first mode and a second indication if it is arranged to operate according to the second mode. The first station comprises a processor, a controller, and a translator. The processor is operable to generate request properties for requests in the first request format. The controller is operable to generate the requests in the first request format from the request properties. The controller is also operable to transmit the request in the first format to the second station upon detection of the first indication and to forward the requests to the translator upon detection of the second indication. The translator is also operable to transmit the requests in the second format to the second station.
REFERENCES:
patent: 6259706 (2001-07-01), Shimada
patent: 6721815 (2004-04-01), Leete
patent: 6775733 (2004-08-01), Chang et al.
patent: 6874055 (2005-03-01), Chiang et al.
patent: 6901471 (2005-05-01), Govindaraman
patent: 6959355 (2005-10-01), Szabelski
patent: 6990550 (2006-01-01), Hesse et al.
patent: 7000057 (2006-02-01), Novell et al.
patent: 2004/0024920 (2004-02-01), Gulick et al.
Anonymous: “Enhanced Host Controller Interface Specification For Universal Serial Bus. Rev. 1.0” [Online] Mar. 12, 2002 Retrieved From the Internet: <URL: www.Intel.com/Technology/USB/Download/EHCI-R10.PDF.
Tjia Jerome
Vertenten Bart
NXP B.V.
Phan Raymond
Zawilski Peter
LandOfFree
Bus system, station for use in a bus system, and bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus system, station for use in a bus system, and bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus system, station for use in a bus system, and bus interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2805293