Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Patent
1997-11-26
1999-09-07
Ray, Gopal C.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
395292, 395670, G06F 938
Patent
active
059480882
ABSTRACT:
Each of a plurality of device or agents connected to a computer system bus is provided with a mechanism for unilaterally and dynamically limiting the depth of a pipeline of the bus. Each agent includes a state machine which indicates whether the bus is in a throttled state, a stalled state or a free state. When in a free state, an agent having control of the bus may transmit any number of bus transactions and the depth of the pipeline may therefore increase. In the throttled state, the agent may transmit only a single bus transaction from the throttled state, the state machine always transitions either to the stalled state or to the free state. In the stalled state, no agents may transmit transactions onto the bus and the depth of the pipeline therefore cannot increase and instead may decrease with time as previously issued transactions are drained from the bus. Wired-OR logic is employed for allowing an agent to transmit a state transition signal to all other agents on the bus changing the state of the various state machines. Only a single state transition signal is required to completely control the state of the state machines. By employing wired-OR logic, any particular agent is capable of switching the state machines into a stalled state to prevent new bus transactions from being issued to the bus. In this manner, each agent is capable of unilaterally restricting or limiting the depth of the pipeline. Hardware or software is provided within each agent to control the state machine in a manner such that all state machines remain synchronized with each indicating the same state at substantially the same time.
REFERENCES:
patent: 4229790 (1980-10-01), Gilliand et al.
patent: 4384324 (1983-05-01), Kim et al.
patent: 4412286 (1983-10-01), O'Dowd et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5125084 (1992-06-01), Begun et al.
patent: 5193179 (1993-03-01), Laprade et al.
patent: 5313467 (1994-05-01), Varghese et al.
patent: 5369775 (1994-11-01), Yamasaki et al.
patent: 5384737 (1995-01-01), Childs et al.
patent: 5548733 (1996-08-01), Sarangdhar et al.
patent: 5568620 (1996-10-01), Sarangdhar et al.
Popescu, Val, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner and David Isaman, "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
Fisch Matthew
Rhodehamel Michael
Sarangdhar Nitin
Intel Corporation
Ray Gopal C.
LandOfFree
Bus system providing dynamic control of pipeline depth for a mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus system providing dynamic control of pipeline depth for a mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus system providing dynamic control of pipeline depth for a mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1800146