Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-12-20
2005-12-20
Myers, Paul R. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C365S063000, C365S052000
Reexamination Certificate
active
06978328
ABSTRACT:
A bus system for carrying out data transfer between one bus master and a plurality of bus slaves. The bus system includes plural directional couplers which are formed by arranging respective parts of lines drawn from the bus slaves, without being in contact with, in the neighborhood of, and in parallel with a line drawn from the bus master. The line drawn from the bus master to a terminating resistance is wired to be folded. The directional couplers are further formed by arranging parts of the lines drawn from the bus slaves alternatively with respect to a first line part of the line drawn from the bus master ranging from the bus master to a fold of the line drawn from the bus master and with respect to a second line part of the line drawn from the bus master ranging from the fold to the terminating resistance.
REFERENCES:
patent: 3516065 (1970-06-01), Bolt et al.
patent: 3619504 (1971-11-01), De Veer
patent: 3764941 (1973-10-01), Nick
patent: 3786418 (1974-01-01), Nick
patent: 4380080 (1983-04-01), Rattlingourd
patent: 5119398 (1992-06-01), Webber, Jr.
patent: 5126910 (1992-06-01), Windsor et al.
patent: 5229398 (1993-07-01), Malen et al.
patent: 5241643 (1993-08-01), Durkin et al.
patent: 5365205 (1994-11-01), Wong
patent: 5376904 (1994-12-01), Wong
patent: 5449112 (1995-09-01), Heitman et al.
patent: 5515195 (1996-05-01), McAdams
patent: 5638402 (1997-06-01), Osaka
patent: 5811972 (1998-09-01), Thompson et al.
patent: 5945886 (1999-08-01), Millar
patent: 6137709 (2000-10-01), Boaz et al.
patent: 6172895 (2001-01-01), Brown et al.
patent: 6366520 (2002-04-01), Huber
patent: 6438012 (2002-08-01), Osaka et al.
patent: 6654270 (2003-11-01), Osaka et al.
patent: 7141079 (1995-06-01), None
patent: 8188366 (1996-07-01), None
R. Poon, “Computer Circuits Electrical Design”, Principal Engineer and Manager of Circuit Engineering, Amdahl Corp., pp. 194-207.
Taguchi, et al, “Comparison of Small Amplitude Interfaces for bus systems for 100 MHz era”, Nikkei Electronics, No. 591, Sep. 27, 1993, pp. 269-290.
“Limits of Electrical Signaling (Transmitter Equalization)”, IEEE HOT Interconnect V (Sep. 21-23, 1997).
“Limits of Electrical Signaling (Transmitter Equalization)”, IEEE HOT Interconnect V (Sep. 21-23, 1997), p. 48.
S. Honda, “Present and Future of Technologies for Build-up Type Multilayer Boards”, S.C. Laboratory, Inc., Tokyo, Japan, pp. 462-468.
P. Allen, et al, “CMOS Analog Circuit Design”, Comparator with Hysteresis, pp. 347-357.
Hatano Susumu
Ito Kazuya
Kimura Koichi
Komatsu Toyohiko
Osaka Hideki
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Myers Paul R.
Phan Raymond N
LandOfFree
Bus system, memory system, printed circuit board and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus system, memory system, printed circuit board and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus system, memory system, printed circuit board and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3507756