Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2011-01-25
2011-01-25
Myers, Paul R (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S200000, C712S225000
Reexamination Certificate
active
07877533
ABSTRACT:
A bus system includes one or more bus masters, one or more bus slaves, and a response unit. When an access request to a resource of a bus slave is sent from a bus master, the response unit outputs a wait response that is either a blocking wait response to cause the bus master to perform a blocking wait operation or a non-blocking wait response to cause it to perform a non-blocking wait operation to the bus master if the bus slave is in the wait state.
REFERENCES:
patent: 5455924 (1995-10-01), Shenoy et al.
patent: 5799207 (1998-08-01), Wang et al.
patent: 5835766 (1998-11-01), Iba et al.
patent: 6449690 (2002-09-01), Pong et al.
patent: 6519613 (2003-02-01), Friske et al.
patent: 6973521 (2005-12-01), Indiresan et al.
patent: 7155718 (2006-12-01), Joffe
patent: 7240167 (2007-07-01), Shirogane et al.
patent: 7366801 (2008-04-01), Mathrubutham et al.
patent: 2008/0005741 (2008-01-01), Terrell
patent: 04-372018 (1992-12-01), None
McGinn IP Law Group PLLC
Myers Paul R
Renesas Electronics Corporation
Vu Trisha
LandOfFree
Bus system, bus slave and bus control method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus system, bus slave and bus control method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus system, bus slave and bus control method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2704600