Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reissue Patent
2011-01-25
2011-01-25
Guyton, Philip (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S004110, C714S056000
Reissue Patent
active
RE042080
ABSTRACT:
A central node for a data bus system includes a bus monitor unit with receiver means for registering signals on the data bus, and evaluation means which detect incorrect communication on the data bus and at least temporarily block communication by the user that causes the incorrect communication or compensate the incorrect communication of a user which is triggered by the interference influences. The bus monitor unit includes timing means which are triggered according to time patterns for the transmission of each user of the data bus, in order to detect an incorrect communication of a user if the latter transmits outside the time provided for it. The bus monitor unit is integrated into the central bus node and a plurality of bus branches of different users are combined at the central node so that the bus monitor unit can check a plurality of users for incorrect communication. In order to increase reliability, in addition to the bus monitor unit, a diagnostic unit is integrated into the central node. The latter monitors the bus monitor unit in terms of regular retriggering in response to the time patterns, so that the bus monitor unit can be deactivated in the absence of retriggering.
REFERENCES:
patent: 4281380 (1981-07-01), DeMesa et al.
patent: 4412280 (1983-10-01), Murphy et al.
patent: 5499247 (1996-03-01), Matsuda et al.
patent: 5864653 (1999-01-01), Tavallaei et al.
patent: 5951664 (1999-09-01), Lambrecht et al.
patent: 6147967 (2000-11-01), Ying et al.
patent: 6353615 (2002-03-01), Bohne
patent: 2003/0067873 (2003-04-01), Fuhrmann et al.
patent: 2004/0030949 (2004-02-01), Kopetz et al.
patent: 3137046 (1982-04-01), None
patent: 3726742 (1987-07-01), None
patent: 19643092 (1998-04-01), None
patent: 69223428 (1998-04-01), None
patent: 19922561 (2000-11-01), None
patent: WO01/13230 (2000-06-01), None
patent: WO01/30028 (2001-04-01), None
German Search Report dated Oct. 29, 2003.
Temple, “Avoiding the Babbling-Idiot Failure in a Time-Triggered Communication System.” 28th International Symposium on FTCS, Jun. 1998, Munchen, Germany.
Bauer et al. “A Centralized Approach for Avoiding the Babbling-Idiot Failure in the Time-Triggered Architecture.” ICDSN, New York, NY, USA, Jun. 2000.
Kopetz et al. “Tolerating Arbitrary Node Failures in the Time-Triggered Architecture.” SAE 2001 World Congress, Mar. 2001, Detroit, MI.
Steiner et al. “The Transition from Aynchronous to Synchronous system Operation: An Approach for Distributed Fault-Tolerant Systems (Including Simulation).” Institut Technische Informatik, Vienna, Austria. 2001.
Beischner Ralf
Hedenetz Bernd
Guyton Philip
McDonnell Boehnen & Hulbert & Berghoff LLP
LandOfFree
Bus monitor unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus monitor unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus monitor unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2680707