Electronic digital logic circuitry – Accelerating switching
Patent
1993-12-20
1996-02-13
Callahan, Timothy P.
Electronic digital logic circuitry
Accelerating switching
327374, 327382, 365203, H03K 19017
Patent
active
054914280
ABSTRACT:
A bus line is divided into at least first and second bus segments that are coupled together via a precharge buffer, each segment seeing less effective RC than if segmentation were not present. The precharge buffer provides first and second output buffer lines (or segments) that are monitored and cross-coupled through the buffer such that each line is pulled-up or pulled-down substantially simultaneously to keep equivalent states in each. Feedback provided by the cross-coupling further hastens the process of bus pull down. Still further acceleration of the pulldown process can result by sensing bus pulldown at trip point that is higher than a conventional logic level trip point. Segmenting the bus and coupling the segments with a precharge buffer results in less equivalent RC being presented to each bus segment. Thus, effective shunt capacitance is reduced, allowing use of downsized transistors coupled to the output buffer lines to pull down the bus segments. This saves integrated circuit chip area, reduces pulldown surge current and ground bounce. Further, the decreased load capacitance achieved by using smaller pulldown load devices reduces capacitive bus loading, and thus contributes to a more rapid change of bus state. Alternatively, for a given pulldown current, the present invention permits a segmented bus to be pulled down more rapidly than a conventional non-segmented bus configuration.
REFERENCES:
patent: 4038567 (1977-07-01), Lewis et al.
patent: 4507574 (1985-03-01), Seki et al.
patent: 4542306 (1985-09-01), Ikeda
patent: 4897567 (1990-01-01), Bacrania
patent: 4982115 (1991-01-01), Lee
patent: 5068551 (1991-11-01), Bosnyak
patent: 5075578 (1991-12-01), Wendell
patent: 5168178 (1992-12-01), Allen et al.
patent: 5325335 (1994-06-01), Aug et al.
patent: 5408437 (1995-04-01), Cho et al.
patent: 5418748 (1995-05-01), Monden
Callahan Timothy P.
Hitachi Microsystems, Inc.
Nu Ton My-Trang
LandOfFree
Bus-isolating pre-charge buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus-isolating pre-charge buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus-isolating pre-charge buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-242821