Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-12-05
2006-12-05
Chu, Gabriel L (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S027000, C714S726000, C714S727000, C326S016000
Reexamination Certificate
active
07146538
ABSTRACT:
A bus interface module (“BIM”) connectable to a debug bus is described. In one embodiment, the BIM comprises a plurality of BIM segments connected in a ring such that an output of each BIM is connected to an input of a next BIM via the debug bus, the BIM comprising logic for receiving data from a previous BIM, logic for receiving data from local logic associated with the BIM, and logic for combining the previous BIM data with local logic data and transmitting the combined data to a next BIM.
REFERENCES:
patent: 5109486 (1992-04-01), Seymour
patent: 5390164 (1995-02-01), Kremer
patent: 5448588 (1995-09-01), Saito
patent: 5862152 (1999-01-01), Handly et al.
patent: 6366584 (2002-04-01), Gulliford et al.
patent: 6427217 (2002-07-01), Hartnett
patent: 6480473 (2002-11-01), Chambers et al.
patent: 6640324 (2003-10-01), Goldovsky
patent: 6643812 (2003-11-01), Reasor
patent: 6779142 (2004-08-01), Bhavsar et al.
patent: 2004/0114524 (2004-06-01), Depta et al.
patent: 0 727 747 (1996-08-01), None
patent: 0 892 352 (1999-01-01), None
patent: 1 393 604 (2005-09-01), None
patent: 2 324 943 (1998-11-01), None
Katz, “Multiplexer as a Logic Building Block”, Contemporary Logic Design, The Benjamin/Cummings Publishing Company, Inc., 1994, pp. 185-186.
Microsoft Press Computer Dictionary Third Edition, “register”, Microsoft Press, 1997, p. 402.
Bart Vermeulen and Sandeep Kumar Goel, “Design for Debug: Catching Design Errors in Digital Chips”, IEEE Design & Test of Computers; May-Jun. 2002; pp. 37-45.
Search Report under Section 17 in GB0405429.2 from the UK Patent Office (date of search Jul. 15, 2004), 1 page.
Examination Report Under Section 18(3) from the UK Patent Office dated Jul. 28, 2005; 3 pages.
Briggs Theodore Carter
Johnson Tyler James
LandOfFree
Bus interface module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus interface module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus interface module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687327