Bus driver

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 82, 327381, H03K 1716, H03K 1908

Patent

active

056989911

ABSTRACT:
A bus driver includes a plurality of first to m-th buffer circuits for receiving input of an input signal, a delay circuit for delaying the input signal by a predetermined time period, an n-th buffer circuit for receiving input of a delay signal from the delay circuit, a capacitor for selectively receiving input of a predetermined combination of the output signals of the first to m-th buffer circuits, and an output terminal for outputting a signal composed of the output of the capacitor and the output signal of said n-th buffer circuit. As a result of composition of a plurality of signals output from the capacitive portion and the signal output from the n-th buffer circuit, a plurality of output signals each having different rise time and fall time are output from the output terminal.

REFERENCES:
patent: 5124585 (1992-06-01), Kim et al.
patent: 5220216 (1993-06-01), Woo
patent: 5319258 (1994-06-01), Ruetz
patent: 5483188 (1996-01-01), Frodsham
patent: 5576634 (1996-11-01), Kamiya
patent: 5587678 (1996-12-01), Dijkmans

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bus driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus driver will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-210557

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.