Bus control system

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C710S120000

Reexamination Certificate

active

06519667

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a bus control system for use in a data processing apparatuses such as a personal computer and a work station, and in particular, to improvement of a bus control system supporting a so-called split transfer protocol in which between a start cycle of an access operation of a processor and a response cycle for the access operation from an input/output (I/O) device related thereto, it is possible to insert on an identical bus a start cycle of an access operation of another processor.
As a bus like a conventional system bus, there has been used in many cases a bus supporting the split transfer protocol, for example, as described in “Futurebus+, P896.1, Logical Layer Specifications” (1990, IEEE). This is because that the utilization efficiency and the response time of the bus are improved.
FIG. 15
shows an example of a typical timing of the split transfer protocol. In this chart, ADDT[
0
-
63
] stands for an address/data bus on which 8-byte (64-bit) addresses and data are multiplexed, ADRV denotes an address valid signal indicating that an effective address is being outputted onto the bus ADDT, and DATAV designates a data valid signal indicating that an effective data item is being outputted onto the bus ADDT.
Referring to
FIG. 15
, description will be given of a conventional read and access operation to obtain data. First, a module (for example, a processor) initiating a read access operation acquires a bus mastership of the bus ADDT. The module then enables the signal ADRV and outputs an address specifying a module to be accessed onto the bus ADDT. At the same time, the initiating module notifies that the access being initiated is a split read access to the destination module (for example, a bus adapter connected to a plurality of I/O devices) via a mode specification control signal line CONT (at a timing
1301
of FIG.
15
). Thereafter, the source module renounces or releases the bus mastership to terminate the start cycle.
On the other hand, the destination module designated by the address obtains the mastership of the bus ADDT when read data becomes ready for the access. The destination module then enables the signal ADRV and sends an address specifying a module to be accessed onto the bus ADDT. That is, it is to be noted that the same address is outputted onto the bus ADDT from the source and destination modules.
Simultaneously, the initiating module reports the terminating module via the line CONT that the access being initiated is a response to the split read access (at a timing
1302
of FIG.
15
). Subsequently, the data valid signal DATAV is enabled and an effective data item is outputted onto the bus ADDT[
0
-
63
]. The destination module then releases the bus mastership and terminates the response cycle.
The source module checks the contents on the line CONT and the access destination address on the bus ADDT to determine that the data is sent in response to the initiated access operation so as to get the response data.
However, as above, in a case where there is disposed a cycle in which the access destination address is outputted onto the bus ADDT when the response data is transferred in response to a split read access, the ratio of busy time of the bus in which the bus is being occupied for operation is increased. Recently, there has been an increase in the number of systems in which, also for minimization of the size and price, the number of signal lines of the bus is decreased, particularly, address and data lines are multiplexed in the bus. In such a multiplex bus, the increase in the busy ratio of bus is an essential problem because of deterioration in the bus utilization efficiency and increase in the response time.
Moreover, due to the recent growing volume of data to be processed, the number of address lines is also increased. In consequence, according to the method above, there exists a problem that the number of flip-flop circuits to keep therein addresses specifying access destination items is increased and hence the hardware system of each module becomes to be more complex.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a bus control system capable of improving the utilization efficiency of the system bus and decreasing the response time to an access.
In order to achieve the object above, according to the present invention, each module connected to a bus is assigned with an identifier (ID) as identification thereof such that a module initiating an access operation outputs in a start or initiation cycle an address of the access destination onto the bus and an identifier of the initiating module onto a module identifier transfer line disposed as a separate line with respect to the bus, thereby notifying the address and the identifier to the module of the access destination. In response thereto, the destination module sends data onto the bus and an identifier of the initiating module onto the module identifier transfer line, thereby transmitting the data and the identifier to the initiating module.
Furthermore, even when the system includes a plurality of buses configured in a hierarchic structure, there is only a need to assign an identifier to each bus adapter (B/A) disposed between the buses to establish interface therebetween.
In addition, if necessary, an identifier may be similarly assigned to each module connected to the bus in each hierarchic layer. In this case, even when a plurality of modules connected to a hierarchic layer initiate access operations to modules connected to buses in other layers in a sequential manner with respect to time, the bus adapter related to the initiating modules can appropriately distribute response data items to the respective modules based on the identifiers thereof. Namely, in a multimedia system, each processor can output an I/O access onto an identical system bus in a concurrent fashion; consequently, the response time is minimized for an access request on the system bus.


REFERENCES:
patent: 3997896 (1976-12-01), Cassarine, Jr. et al.
patent: 4128883 (1978-12-01), Duke et al.
patent: 4232366 (1980-11-01), Levy et al.
patent: 4281380 (1981-07-01), DeMesa, III et al.
patent: 4290102 (1981-09-01), Levy et al.
patent: 4543628 (1985-09-01), Ponfret
patent: 4785394 (1988-11-01), Fischer
patent: 4797815 (1989-01-01), Moore
patent: 4821174 (1989-04-01), Webb et al.
patent: 4941088 (1990-07-01), Shaffer et al.
patent: 4953072 (1990-08-01), Williams
patent: 5001625 (1991-03-01), Thomas et al.
patent: 5146597 (1992-09-01), Williams
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5235684 (1993-08-01), Becker et al.
patent: 5237567 (1993-08-01), Nay et al.
patent: 5274787 (1993-12-01), Hirano et al.
patent: 5341495 (1994-08-01), Joyce et al.
patent: 5379384 (1995-01-01), Soloman
patent: 5388224 (1995-02-01), Maskas
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5483642 (1996-01-01), Okazawa et al.
patent: 5594880 (1997-01-01), Moyer et al.
“Futurebus+ P896.1: Logical Layer Specifications”, IEEE, 1990, pp. 89-90.
J.A. Gallant, “Futurebus+”, EDN, Oct. 1, 1990, pp. 87-98.
J. Cantrell, “Futurebus+ Cache Coherence”, WESCON '89 Conference Record, Nov. 14-15, 1989, pp. 602-607.
Langendoen et al, “Evaluation of Futurebus Hierarchical Caching”, vol. 1, PARLE '91—Parallel Architectures and Language Europe, 1991, pp. 52-68.
M. Azimi et al, “Design and Analysis of a Hierarchical Snooping Cache Coherence System”, Proceedings of the 27th Annual Allerton Conference on Communication, Control and Computing, vol. 1, 1988, pp. 109-118.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bus control system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus control system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus control system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3148814

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.