Bus communication architecture, in particular for...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S241000, C711S153000, C717S124000, C719S312000

Reexamination Certificate

active

07124228

ABSTRACT:
A computer system comprises first and second computer boards, each having a processor, onboard memory, an onboard bus, e.g. a processor bus, and a bus-to-bus bridge for interconnecting the onboard bus with an external bus; the boards have remote slave drivers, and communication drivers, comprising communication management functions, and forming communication chains or channels between the remote slave drivers and the onboard memories.

REFERENCES:
patent: 5694556 (1997-12-01), Neal et al.
patent: 5809303 (1998-09-01), Senator
patent: 5835738 (1998-11-01), Blackledge, Jr. et al.
patent: 5961606 (1999-10-01), Talluri et al.
patent: 6049808 (2000-04-01), Talluri et al.
patent: 6085238 (2000-07-01), Yuasa et al.
patent: 6101555 (2000-08-01), Goshey et al.
patent: 6112271 (2000-08-01), Lanus et al.
patent: 6161197 (2000-12-01), Lanus et al.
patent: 6223240 (2001-04-01), Odenwald et al.
patent: 6487619 (2002-11-01), Takagi
patent: 6574695 (2003-06-01), Mott et al.
patent: 6615383 (2003-09-01), Talluri et al.
patent: 6618783 (2003-09-01), Hammersley
patent: 6662654 (2003-12-01), Miao et al.
patent: 6772420 (2004-08-01), Poger et al.
patent: 6785894 (2004-08-01), Ruberg
patent: 6851056 (2005-02-01), Evans et al.
patent: 6856615 (2005-02-01), Barve
patent: 6895588 (2005-05-01), Ruberg
patent: 2003/0200451 (2003-10-01), Evans et al.
Sun Microsystems, ChorusOS 4.0 Introduction, Dec. 1999, Sun Microsystems, Inc., part No. 806-0610-10.
Sun Microsystems, ChorusOS 4.0 Device Driver Framework Guide, Dec. 1999, Sun Microsystems Inc., part No. 806-0616-10.
Hu et al., “Formal Verification of the HAL SI System Cache Coherence Protocol,” Int'l Conf. On Computer Design, 1997, pp. 438-444.
Acher et al., “A PCI-SCI Bridge for Building a PC Cluster with Distributed Shared Memory,” Sixth International Workshop on SCI-Based Low-Cost/High-Performance Computing, Sep. 1996, (8 pages) 444.
Amza et al., “Treadmarks: Shared Memory omputing on Networks of Workstations,” IEEE Computer, 29(2) Feb. 1996. (20 pages).
Sultan et al., “Scalable Fault-Tolerant Distributed Shared Memory,” 2000 IEEE, (13 pages).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bus communication architecture, in particular for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus communication architecture, in particular for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus communication architecture, in particular for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3615003

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.