Bus bridge verification system including device independent bus

Details Bus bridge verification system including device independent bus Bus bridge verification system including device independent bus

1997-10-14

1999-11-30

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

710126, 710128, 710129, 710 10, 710 15, 710 18, G06F 1300

Patent

active

059960345

ABSTRACT:
A transaction checking system and method to verify bus bridge designs in multi-master bus systems. A state machine model is created for each bus in the system. An initiator cycle list and a target cycle list store corresponding bus cycle state machine objects and transition their states according to bus signals. The bus cycle state machines provide a means of persistent storage for other verification tasks. A bus bridge model may store a copy of each configuration register for the bus bridge, thereby monitoring current state of the bus bridge. False failures due to data merging, data collapsing and address remapping are avoided. A cache model and a cycle-based messaging system provide verification of proper cache master operation. Cache coherency errors may also be detected. A statistics keeping object may be created to monitor and store all pertinent performance information for the bus bridge. The transaction checking system may monitor the state of the bus bridge in a device independent manner and with tighter verification. The cycle-based approach to verification of internal states of a bus bridge results in a sound resolution of bus cycles with a better predictability of possible failures. Bus monitors may be employed along with the bus bridge model object to determine the values of the bus bridge configuration registers. This allows timing and other protocol related functionality of a system bus attached to the bus bridge to be verified without restricting the bus monitor to a specific bus bridge design (e.g., without requiring the bus monitors to maintain the net list names for the various configuration registers identified by the hardware description language representation of the bus bridge). Additionally, future bus bridge designs can also be tested in a device independent manner.

REFERENCES:
patent: 5440722 (1995-08-01), VanderSpek et al.
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5499346 (1996-03-01), Amini et al.
patent: 5623687 (1997-04-01), Yishay et al.
patent: 5634137 (1997-05-01), Merkin et al.
patent: 5727207 (1998-03-01), Gates et al.

Affiliated with

Also associated with

Rating

Bus bridge verification system including device independent bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus bridge verification system including device independent bus , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus bridge verification system including device independent bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1687657