Bus arrangements for interconnection of discrete and/or integrat

Details Bus arrangements for interconnection of discrete and/or integrat Bus arrangements for interconnection of discrete and/or integrat

1997-05-27

1999-11-09

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710 21, 36518904, G06F 1300, G06F 1338

Patent

active

059833033

ABSTRACT:
Bus arrangements for interconnecting a number of discrete and/or integrated modules in a digital system are described herein. Implementations of the bus arrangements are contemplated at chip level, forming part of an overall integrated circuit, and are also contemplated as interconnecting discrete modules within an overall processing system. These bus arrangements and associated method provide for high speed, efficient digital data transfer between the modules through optimizing bus utilization by eliminating the need for maintaining a fixed time relationship between the address and data portions of transactions which are executed by the system. In this manner, the bus arrangement is capable of supporting more active transactions than the number of individual buses which make up the bus arrangement. Systems described may include any number of individual buses within their bus arrangements. In one implementation, a system includes a single address bus and two or more data buses such that different data transfers may be executed simultaneously on each data bus.

REFERENCES:
patent: 4845663 (1989-07-01), Brown et al.
patent: 5289585 (1994-02-01), Kock et al.
patent: 5481677 (1996-01-01), Kai et al.
patent: 5483642 (1996-01-01), Okazawa et al.
patent: 5490253 (1996-02-01), Laha et al.
patent: 5500949 (1996-03-01), Saito
patent: 5590124 (1996-12-01), Robins
patent: 5666551 (1997-09-01), Fenwick et al.
patent: 5751999 (1998-05-01), Suzuki
patent: 5768550 (1998-06-01), Dean et al.
patent: 5850521 (1998-12-01), Morganti et al.

Affiliated with

Also associated with

Rating

Bus arrangements for interconnection of discrete and/or integrat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus arrangements for interconnection of discrete and/or integrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arrangements for interconnection of discrete and/or integrat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470217