Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-09-22
2004-06-01
Heckler, Thomas M. (Department: 2185)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C713S501000
Reexamination Certificate
active
06745369
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to digital systems. More specifically, the present invention relates to a bus architecture for an integrated digital system.
Since their inception, digital systems have progressed towards higher levels of integration. Higher integration offers several benefits to the system designer, including lower development costs, shorter design cycles, increased performance and generally lower power consumption. At the device level, this integration has been achieved by the accumulation of functions once performed by multiple, individual devices into more capable, higher density devices. Additionally, the need for design flexibility has increased due to more challenging time-to-market pressures and changes in system specifications.
Often at the heart of a digital system is the microprocessor, also known as a CPU. A microprocessor is an integrated circuit implemented on a semiconductor chip, which typically includes, among other things, an instruction execution unit, register file, arithmetic logic unit (ALU), multiplier, etc. Microprocessors are found in digital systems, such as personal computers for executing instructions, and can also be employed to control the operation of most digital devices.
Microprocessors have evolved, most notably, in two directions. The first is towards higher performance and the second is towards greater ease of use. The path to higher performance has produced microprocessors with wider data paths and longer instructions. Greater integration has also improved speed, as many microprocessors now incorporate on-board structures such as memory for caching. Finally, like all semiconductors, microprocessors have benefited from architectural and process enhancements, allowing higher speed through better clock rates and more efficient logic operations.
Another digital device, which has evolved over its lifetime to meet the needs of system designer is the programmable logic device (PLD). A programmable logic device is a logic element having a logic function, which is not restricted to a specific function. Rather, the logic function of a PLD is programmed by a user. PLDs provide the advantages of fixed integrated circuits with the flexibility of custom integrated circuits. Demands for greater capacity and performance have been met with larger PLD devices, architecture changes, and process improvements. Similar to microprocessors, the road to greater integration has also led to memory structures being incorporated into PLD architectures.
The traditional approach to system design involves combining a microprocessor and other off-the-shelf devices on a board, while partitioning the board's functions into the components that are best suited to perform them. While this method seems to be straightforward, it ignores the advantages to be gained by higher device-level integration. With higher device-level integration, the elimination of on-chip/off-chip delays enhances performance. Power consumption and overall manufacturing and design costs are often improved as well. Yet, integration presents problems of its own. For example, since a microprocessor will normally be clocked at a faster rate than other elements, a method and apparatus are needed to address this difference in clock speeds.
SUMMARY OF THE INVENTION
According to an embodiment of the present invention a system, which is integrated on a single chip, is disclosed. The system includes a combination of an embedded processor, reprogrammable memory, a programmable logic device (e.g. a PLD) and a multiple bus architecture including bus bridges that allow communication between adjacent clock domains, yet which allow communication among the PLD, reprogrammable memory, processor, etc.
The bus architecture of the present invention, in particular, is embodied as a multiple bus master system, which allows communication among all peripherals in the system, via bridges that de-couple the clock frequencies of the individual bus masters from the peripheral they are accessing. The bus architecture of the present invention, therefore, allows the system components, for example the processor peripherals, and PLD to run at their optimal speeds.
In a first aspect of the invention a digital system integrated on a semiconductor chip is disclosed. The system includes one or more first bus masters coupled to a first bus in a first clock domain, a PLD coupled to a second bus in a second clock domain. A first bridge is coupled between the first and second buses and is operable to de-couple the first clock domain from the second clock domain. Additionally, one or more masters on the first bus are configured to communicate with one or more slaves on the second bus. The second bus may also contain a number of masters, including the PLD.
In a second aspect of the invention, a digital system on a semiconductor chip includes a central processing unit coupled to a first bus, a programmable logic device coupled to a second bus and a bus bridge coupled between the first and second buses. In this aspect of the invention, the first bus operates within a first clock domain and the second bus operates within a second clock domain.
In a third aspect of the invention, a digital system on a semiconductor chip includes a central processing unit (CPU) coupled to a first bus in a first clock domain defined by a first bus clock frequency; a plurality of electronic devices coupled to a second bus in a second clock domain defined by a second bus clock frequency; a bus bridge coupled between the first and second buses and operable to allow communication between the CPU at the first bus clock frequency and one of the plurality of electronic devices at the second bus clock frequency; a programmable logic device (PLD) coupled to a third bus in a third clock domain; and a PLD bridge coupled between the second and third buses.
REFERENCES:
patent: 5309046 (1994-05-01), Steele
patent: 5671400 (1997-09-01), Kiggens et al.
patent: 5721882 (1998-02-01), Singh
patent: 5758131 (1998-05-01), Taylor
patent: 5835752 (1998-11-01), Chiang et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5978869 (1999-11-01), Guthrie et al.
patent: 6033441 (2000-03-01), Herbert
patent: 6034542 (2000-03-01), Ridgeway
patent: 6064626 (2000-05-01), Stevens
patent: 6078976 (2000-06-01), Obayashi
patent: 6088751 (2000-07-01), Jaramillo
patent: 6134167 (2000-10-01), Atkinson
patent: 6279058 (2001-08-01), Gulick
patent: 6311255 (2001-10-01), Sadana
patent: 6564280 (2003-05-01), Walsh
“Triscend E5 CSoC Expands Market Reach,”2000, 2 pgs.
Roger May et al., “FPGA Configuration Data Manipulation,” Technical Developments, Motorola, Sep. 1999, p. 80.
“Chip Count Is Cut For Baseband Processing,” Nick Flaherty, Electronics Times, May 22, 2000, No. 995, p. 16.
“Chameleon's Approach,” Chris Edwards, Electronics Times, May 22, 2000, No. 995, p. 16.
Alan McKenzie, et al.: “A Versatile Application Bootload for Field Programmable SOC”Motorola Technical Developmentsvol. 39, pp. 77-79, Sep. 1999.
“AT94K Series Field Programmable System Level Intergrated Circuit: Advance Information”,Atmel Corp. 1999.
“CS2000 Reconfigurable Communications Processor Family Product Brief”Chameleon Software Inc., pp. 1-8, 2000.
“Wireless Base Station Design Using Reconfigurable Communications Processors”,Chameleon Software Inc., pp. 1-8, 2000.
“Triscend E5 Configurable System-on-Chip Family”Triscend Corporation, pp. 1-90, 2000.
Dickinson Mark
Flaherty Edward
May Roger
Tyson James
Altera Corporation
Heckler Thomas M.
O'Keefe Egan & Peterman, LLP
LandOfFree
Bus architecture for system on a chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus architecture for system on a chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus architecture for system on a chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3294713