Bus arbitration in low power system

Details Bus arbitration in low power system Bus arbitration in low power system

1999-11-16

2003-05-06

Lee, Thomas (Department: 2185)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C710S241000, C710S309000

Reexamination Certificate

active

06560712

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the field of low power electronic systems and more particularly to a system capable of performing bus arbitration in a lower power state.
BACKGROUND OF THE INVENTION
Microprocessor designs routinely allow a bus to have multiple masters through a defined bus arbitration scheme. Typically, an external device will request ownership of the bus via a bus request signal. The external device is granted ownership by the arbitration block with the assertion of the bus grant output. Typically, the arbitration block is integrated on the same device as the microprocessor core. When the bus arbitration block grants the bus to an external master, the CPU cores are quickly stalled. When the cores are stalled, any power consumed by the core, and more specifically, by the core's clock tree is unnecessarily wasted. Therefore it would be desirable to implement a microprocessor with a bus arbitration block that eliminated unnecessary power consumption in the CPU core when an alternate bus master has been granted control of the system bus by the arbitration block. In addition, microprocessor designs typically accommodate a low power state and a debug state in addition to a normal operating state. In a conventional design, bus arbitration is prohibited when the processor is in either the debug state or the low power state. Therefore, it would be further desirable to implement a processor in which arbitration of the system bus could be accommodated independent of the operating state of the processor.


REFERENCES:
patent: 5455912 (1995-10-01), Ludwig
patent: 5590341 (1996-12-01), Matter
patent: 5652895 (1997-07-01), Poisner
patent: 5677849 (1997-10-01), Smith
patent: 5875348 (1999-02-01), Matsushima et al.
patent: 5898879 (1999-04-01), Kim
patent: 6052774 (2000-04-01), Segars et al.
patent: 6085330 (2000-07-01), Hewitt et al.
patent: 6161186 (2000-12-01), Smith
patent: 6243817 (2001-06-01), Melo et al.
patent: 6324684 (2001-11-01), Matt et al.

Affiliated with

Also associated with

Rating

Bus arbitration in low power system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus arbitration in low power system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arbitration in low power system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3067802