Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2006-12-12
2006-12-12
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S119000, C710S121000, C710S122000, C710S123000
Reexamination Certificate
active
07149828
ABSTRACT:
The present invention is to provide a bus arbitration apparatus and a bus arbitration method not reducing data transfer capability as a whole and preventing a loss of transferred data. It performs the arbitration with priority in response to properties of bus masters. It sequentially arbitrates a first hierarchy bus master of which requests are urgent, a second hierarchy bus master that requests data processing in real time, and a third hierarchy bus master that is neither a first hierarchy bus master nor a second hierarchy bus master sequentially.
REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4760515 (1988-07-01), Malmquist et al.
patent: 5499345 (1996-03-01), Watanabe
patent: 6961793 (2005-11-01), Kato
patent: 2005/0204084 (2005-09-01), Joe et al.
patent: 2006/0212632 (2006-09-01), Apostol et al.
patent: 06-060017 (1994-03-01), None
patent: 2002-304367 (2002-10-01), None
Hayashi Atsushi
Shiraga Mitsuaki
Yamanaka Katsuhiko
Cerullo Jeremy S.
Kananen Ronald P.
Perveen Rehana
Rader & Fishman & Grauer, PLLC
LandOfFree
Bus arbitration apparatus and bus arbitration method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus arbitration apparatus and bus arbitration method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arbitration apparatus and bus arbitration method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3690900