Bus arbiter method and system

Details Bus arbiter method and system Bus arbiter method and system

1996-03-18

1998-06-02

Harvey, Jack B.

395293, G06F 1300

Patent

active

057614520

ABSTRACT:
An improved bus arbitration system comprising an information bus, first and second bus masters connected to the bus and a bus arbiter for controlling ownership of the bus. The first bus master is adapted to perform speculative pre-fetching and has a first REQ signal for requesting ownership of the bus and an SP signal for indicating when a bus ownership request is for a speculative pre-fetch. The second bus master has a second REQ signal for requesting ownership of the bus. The bus arbiter is configured such that when the first bus master asserts its REQ signal and its SP signal and the second bus master asserts its REQ signal, the bus arbiter assigns higher priority to the second bus master in response to the SP signal.

REFERENCES:
patent: 4096571 (1978-06-01), Vander Mey
patent: 4245344 (1981-01-01), Richter
patent: 4339808 (1982-07-01), North
patent: 4682282 (1987-07-01), Beasley
patent: 4924376 (1990-05-01), Ooi
patent: 4953081 (1990-08-01), Feal et al.
patent: 4972313 (1990-11-01), Getson, Jr. et al.
patent: 4974148 (1990-11-01), Matteson
patent: 5146596 (1992-09-01), Whittaker et al.
patent: 5245322 (1993-09-01), Dinwiddie, Jr. et al.
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5274763 (1993-12-01), Banks
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5392033 (1995-02-01), Oman et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5404463 (1995-04-01), McGarvey
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5467454 (1995-11-01), Sato
patent: 5471590 (1995-11-01), Melo et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5526017 (1996-06-01), Wilkie
patent: 5533205 (1996-07-01), Blackledge, Jr. et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5574867 (1996-11-01), Khaira
patent: 5583999 (1996-12-01), Sato et al.
patent: 5636364 (1997-06-01), Emma et al.
IBM Technical Disclosure Bulletin, Apr. 1995, vol. 38, "Micro Channel Architecture for Real-Time Multimedia", pp. 535-538.
IBM Technical Disclosure Bulletin, Oct. 1992, vol. 35, "Extended Micro Channel for Realtime Multimedia Applications", pp. 8-10.
IBM Technical Disclosure Bulletin, May 1989, vol. 31, "Priority Scheduling Algorithm", pp. 271-272.
Patent Abstracts of Japan, JP2048765, Feb. 19, 1990.
International Search Report for PCT/US 96/09756, dated Nov. 7, 1996.
International Search Report for PCT/US 96/11981, dated Feb. 25, 1997.
PCI Local Bus Multimedia Design Guide, Revision 1.0, Mar. 29, 1994, pp. 1-40.
Peripheral Component Interconnect (PCI) Revision 1.0 Specification, Jun. 22, 1992, cover page and pp. 26-33.

Affiliated with

Also associated with

Rating

Bus arbiter method and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus arbiter method and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arbiter method and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1471888