Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2006-09-05
2006-09-05
Kim, Hong (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S105000, C365S189011, C714S718000, C714S719000, C710S316000
Reexamination Certificate
active
07103742
ABSTRACT:
An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. Transitions of the Read/Write control line during a burst access will terminate the burst access, reset the burst length counter and initialize the device for another burst access. The device is compatible with existing Extended Data Out DRAM device pinouts, Fast Page Mode and Extended Data Out Single In-Line Memory Module pinouts, and other memory circuit designs. Additionally, a DRAM is provided having both pipelined and burst Extended Data Out modes of operation and the ability to switch between them. Additionally, a memory device switchable between a patterned and a patternless addressing scheme is provided.
REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4519028 (1985-05-01), Olsen et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4758995 (1988-07-01), Sato
patent: 4766431 (1988-08-01), Kobayashi et al.
patent: 4788667 (1988-11-01), Nakano et al.
patent: 4851990 (1989-07-01), Johnson et al.
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 4899312 (1990-02-01), Sato
patent: 4985641 (1991-01-01), Nagayama et al.
patent: 5058066 (1991-10-01), Yu
patent: 5126975 (1992-06-01), Handy et al.
patent: 5146582 (1992-09-01), Begun
patent: 5175835 (1992-12-01), Beighe et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5319759 (1994-06-01), Chan
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5327390 (1994-07-01), Takasugi
patent: 5331471 (1994-07-01), Gilbert
patent: 5331593 (1994-07-01), Merritt et al.
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5369622 (1994-11-01), McLaury
patent: 5373227 (1994-12-01), Keeth
patent: 5373469 (1994-12-01), Akioka et al.
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5426606 (1995-06-01), Takai
patent: 5452261 (1995-09-01), Chung et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5555209 (1996-09-01), Smith et al.
patent: 5564028 (1996-10-01), Swoboda et al.
patent: 5568445 (1996-10-01), Park et al.
patent: 5587964 (1996-12-01), Rosich et al.
patent: 5610864 (1997-03-01), Manning
patent: 5640364 (1997-06-01), Merritt et al.
patent: 5652724 (1997-07-01), Manning
patent: 5654932 (1997-08-01), Rao
patent: 5661695 (1997-08-01), Zagar et al.
patent: 5668773 (1997-09-01), Zagar et al.
patent: 5682354 (1997-10-01), Manning
patent: 5713011 (1998-01-01), Satoh et al.
patent: 5729503 (1998-03-01), Manning
patent: 5729504 (1998-03-01), Cowles
patent: 5737469 (1998-04-01), Costello et al.
patent: 5752269 (1998-05-01), Divivier et al.
patent: 5754838 (1998-05-01), Shibata et al.
patent: 5838990 (1998-11-01), Park et al.
patent: 5844849 (1998-12-01), Furutani
patent: 5966724 (1999-10-01), Ryan
patent: 6065092 (2000-05-01), Roy
patent: 6615325 (2003-09-01), Mailloux et al.
patent: WO-96/20482 (1996-07-01), None
Micron, “1996 DRAM Data Book”, pp. 5-75 + 7-62, Dec. 1995.
Toshiba America Electronic Components, Inc., “Application Specific DRAM, 1994”, pp. C-178, C-260, C218.
Micron Semiconductor, Inc., “Synchronous DRAM 2 MEG x 8 SDRAM”, pp. 2-3 through 2-6, Rev. Apr. 1994.
Toshiba America Electronic Components, Inc., “4M DRAM 1991”, pp. A-137-A-159.
Micron Semiconductor, Inc., “1994 DRAM Data Book”, pp. 2-1 to 2-6.
Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pgs.
Toshiba Corp., “Integrated Circuit Technical Data-262,144 Words x 8 Bits Multiport DRAM”, TC52826TS/Z/FT/TR, TEN. Rev 2.1.
Micron Technology, Inc., “Burst EDO DRAM Information”, pp. 1-126, Rev. Sep. 1995.
NEC “Command Truth Table” Mar. 15, 1993.
Samsung Electronics “KM48SV2000 Preliminary CMOS SDRAM” Rev.1(Mar, 1993), pp. 7-8.
S3 Incorporated, “S3 Burst Mode DRAM”, Jun. 1993, 2 pages.
Electronic News “Mitsubishi Samples 16M Synch DRAM”, Oct. 25, 1993, pp. 3-4.
“DRAM 1 Meg X 4 DRAM 5BEDO Page Mode”,1995 DRAM Data Book, pp. 1-1 thru 1-30,, (Micron Technology, I).
“Hyper Page Mode DRAM”, 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp. 47-48, (Sep. 1994).
Dave Bursky, “Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM Performance; Fast DRAMS can be swapped for SRAM Caches”, Electronic Design, vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (Jul. 22, 1993).
Shiva P. Gowni, et al., “A 9NS, 32K X 9, BICMOS TTL Synchronous Cache RAM With Burst Mode Access”, IEEE, Cutsom Integrated Circuits Conference, pp. 781-786, (Mar. 3, 1992).
Micron Semiconductor, Inc. “Synchronous DRAM 4 Meg x 4 SDRAM”, pp. 2-1 to 2-2.
Micron Technology, Inc., “1996 DRAM Data Book”, pp. 1-1 to 1-52, and 4-1 to 4-42.
Micron Technology, Inc., “1995 DRAM Data Book”, pp. 3-1 to 3-37.
Performance; Fast DRAMS can be swapped for SRAM Caches, Electronic Design, vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (Jul. 22, 1993).
Micron Technology, Inc., “1995 DRAM Data Book” pp. 4-1 thru 4-42, Dec. 1995.
“Rossini, Pentium, PCI-ISA, Chip Set”, Symphony Laboratories, entire book, Jun. 1995.
Samsung Electronics, “Samsung Synchronous DRAM”, Mar. 1993, pp. 1-16.
Oki Electric Ind. Co., Ltd., “Burst DRAM Function & Pinout”, 2nd presentation, Item #619, Sep. 1994.
Toshiba, “Pipelined Burst DRAM”, Dec. 1994, JEDEC JC-42.3 Hawaii.
“Synchronous DRAM 2 MEG X 8 SDRAM”,Micron Semiconductors, Inc., pp. 1-18, (1994).
Mailloux Jeffrey S.
Merritt Todd A.
Ryan Kevin J.
Williams Brett L.
LandOfFree
Burst/pipelined edo memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Burst/pipelined edo memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst/pipelined edo memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3566685