Computer graphics processing and selective visual display system – Computer graphics display memory system – Graphic display memory controller
Reexamination Certificate
2005-03-18
2010-12-14
Wu, Xiao M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Graphic display memory controller
C345S474000, C345S533000, C365S233180, C710S035000, C348S208400, C375S240160
Reexamination Certificate
active
07852343
ABSTRACT:
The information processing device in the present invention includes a memory1which is a DRAM featuring a burst mode, and burst-transfers data at successive column addresses, masters (13), (14), and (15) which issue access requests, and a command processing unit (11) which converts an access address that is included in the access request issued from each master. One or more of the masters access an M×N rectangular area where M and N are integers, and the command processing unit (11) converts access addresses so that a column address of data at the (K+m)th column, where K and m are integers and m≦M, of an Lth line, and a column address of data at a Kth column of an (L+n)th line, where L and n are integers and n≦N, become successive.
REFERENCES:
patent: 5239512 (1993-08-01), Fautier et al.
patent: 5850483 (1998-12-01), Takabatake et al.
patent: 6075889 (2000-06-01), Hamilton, Jr. et al.
patent: 6075899 (2000-06-01), Yoshioka et al.
patent: 6205181 (2001-03-01), Hu et al.
patent: 6212231 (2001-04-01), Takano
patent: 6353438 (2002-03-01), Van Hook et al.
patent: 6745320 (2004-06-01), Mitsuishi
patent: 6750909 (2004-06-01), Tsai
patent: 6791625 (2004-09-01), Kohashi et al.
patent: 6807311 (2004-10-01), Callway et al.
patent: 6819326 (2004-11-01), Jaspers
patent: 7110663 (2006-09-01), Tsukagoshi et al.
patent: 2002/0196260 (2002-12-01), Candler et al.
patent: 2003/0113026 (2003-06-01), Srinivasan et al.
patent: 2003/0151609 (2003-08-01), Champion
patent: 2004/0258399 (2004-12-01), Ishii et al.
patent: 2005/0013368 (2005-01-01), Gallant et al.
patent: 2006/0263069 (2006-11-01), Tsukagoshi et al.
patent: 0859524 (1998-08-01), None
patent: 1089567 (2001-04-01), None
patent: 2289199 (1995-11-01), None
patent: 7-220059 (1994-08-01), None
patent: 10-191236 (1998-07-01), None
patent: 2000-175201 (2000-06-01), None
patent: 2000-348168 (2000-12-01), None
patent: 2004/518343 (2004-06-01), None
patent: 98/09444 (1998-03-01), None
patent: 00/36841 (2000-06-01), None
patent: 00/62550 (2000-10-01), None
patent: 02/056600 (2002-07-01), None
English Language Abstract of JP 2000-348168.
English Language Abstract of JP 7-220059.
English Language Abstract of JP 10-191236.
English Language Abstract of JP 2000-175201.
Ichiguchi Nobuyuki
Mochida Tetsuji
Tanaka Takaharu
Greenblum & Bernstein P.L.C.
Hoang Phi
Panasonic Corporation
Wu Xiao M
LandOfFree
Burst memory access method to rectangular area does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Burst memory access method to rectangular area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst memory access method to rectangular area will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4195857