Static information storage and retrieval – Read/write circuit – Signals
Patent
1995-02-10
1997-03-11
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Signals
365233, 36518905, 36518901, G11C 700
Patent
active
056108648
ABSTRACT:
An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. A transition of the Read/Write control line during a burst access is used to terminate the burst access, reset the burst length counter and initialize the device for another burst access. Write cycle times are maximized to allow for increases in burst mode operating frequencies.
REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 5058066 (1991-10-01), Yu
patent: 5126975 (1992-06-01), Handy et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5373227 (1994-12-01), Keeth
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5526320 (1996-06-01), Zagar et al.
"DRAM 1 Meg.times.4 DRAM 5VEDO Page Mode", 1995 DRAM Data Book, pp. 1-1 thru 1-30, (Micron Technology, I).
"Rossini, Pentium, PCI-ISA, Chip Set", Symphony Laboratories, entire book.
"Hyper Page Mode DRAM", 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp. 47-48, (Sep. 1994).
Dave Bursky, "Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM Performance; Fast DRAMS can be swapped for SRAM Caches", Electronic Design, vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (Jul. 22, 1993).
Shiva P. Gowni, et al., "A 9NS, 32K.times.9, BICMOS TTL Synchronous Cache RAM With Burst Mode Access", IEEE, Custom Integrated Circuits Conference, pp. 781-786, (Mar. 3, 1992).
Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pgs., Jul. 2, 1994.
Samsung Electronics, "Samsung Synchronous DRAM", Mar. 1993, pp. 1-16.
Oki Electric Ind. Co., Ltd, "Burst DRAM Function & Pinout", 2nd presentation, Item #619, Sep., 1994.
Toshiba, "Pipelined Burst DRAM", Dec. 1994, JEDEC JC-42.3 Hawaii.
Toshiba America Electronic Components, Inc., "Application Specific DRAM, 1994", pp. C-178, C-260, C218.
Micron Semiconductor, Inc., "Synchronous DRAM 2 MEG.times.8 SDRAM", pp. 2-43 through 2-83.
Toshiba America Electronic Components, Inc., "4M DRAM 1991", pp. A-137-A-159.
Micron Semiconductor, Inc., "1994 DRAM Data Book", entire book.
Le Vu A.
Micro)n Technology, Inc.
Nelms David C.
LandOfFree
Burst EDO memory device with maximized write cycle timing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Burst EDO memory device with maximized write cycle timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst EDO memory device with maximized write cycle timing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-449010