Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-10-15
1999-02-23
Ngo, Ngan V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257301, 257907, H01L 27108, H01L 2976, H01L 2994, H01L 31119
Patent
active
058747583
ABSTRACT:
A process sequence, cell structure, and cell layout for an eight square folded bit line dynamic random access memory (DRAM) cell allows a transfer device channel length of two lithographic features. The process sequence may allow elimination of deep trench collar or cap deposition, or reduction of word line to word line capacitance. The cell prepared by the method allows a two lithographic feature transfer device channel length in an eight square folded bit line DRAM cell. The method uses conventional processing techniques with no spacer defined features and uses conventional structures. The cell requires only one additional mask (GPC) and minimal additional processing. The process sequence starts with deep trench (DT) processing, followed by deposition of SiO.sub.2, planarization and pad strip. Then gate SiO.sub.2, polysilicon, and pad are deposited. The structure is etched using a shallow trench isolation mask and filled with SiO.sub.2. After planarization, a thin insulator is deposited and the structure is etched again with a Gate Poly Contact mask. A gate conductor is then deposited. After a final etch, wiring is added.
REFERENCES:
patent: 3619804 (1971-11-01), Mears
patent: 4310805 (1982-01-01), Hackert et al.
patent: 4536718 (1985-08-01), Underhill
patent: 4646118 (1987-02-01), Takemae
patent: 4860070 (1989-08-01), Arimoto et al.
patent: 4894696 (1990-01-01), Takeda et al.
patent: 4912535 (1990-03-01), Okumura
patent: 5049518 (1991-09-01), Fuse et al.
patent: 5258318 (1993-11-01), Buti et al.
patent: 5292678 (1994-03-01), Dhong et al.
patent: 5336629 (1994-08-01), Dhong et al.
patent: 5360758 (1994-11-01), Bronner et al.
patent: 5364812 (1994-11-01), Yashiro et al.
patent: 5378907 (1995-01-01), Melzner
patent: 5386131 (1995-01-01), Sato
patent: 5406590 (1995-04-01), Miller et al.
patent: 5504033 (1996-04-01), Bajor et al.
patent: 5521115 (1996-05-01), Park et al.
patent: 5539229 (1996-07-01), Noble, Jr. et al.
patent: 5606188 (1997-02-01), Bronner et al.
International Business Machines - Corporation
Ngo Ngan V.
LandOfFree
Buried strap trench cell yielding an extended transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buried strap trench cell yielding an extended transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buried strap trench cell yielding an extended transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-309828