Buried digit spacer separated capacitor array

Details Buried digit spacer separated capacitor array Buried digit spacer separated capacitor array

2003-12-03

2004-09-14

Nhu, David (Department: 2818)

Semiconductor device manufacturing: process

Making passive device

C438S239000

Reexamination Certificate

active

06790738

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of semiconductor integrated circuits and, in particular, to capacitor arrays formed over the bit line of an integrated circuit substrate.
BACKGROUND OF THE INVENTION
The current semiconductor industry has an ever-increasing pressure for achieving higher device density within a given die area. This is particularly true in memory circuit fabrication, for example Dynamic Random Access Memory (DRAM) manufacturing. A memory cell of a typical DRAM includes a storage capacitor and a charge transfer field effect transistor. The binary data is stored as electrical charge on the storage capacitor in the individual memory cell.
In the early days of DRAM development, planar-type storage capacitors were used which occupied large substrate areas. These were later replaced with container capacitors which occupied less surface area. Recently, however, with the number of memory cells on the DRAM chip dramatically increasing, the miniaturization of DRAM devices requires smaller capacitor features as well as increased storage capacitance.
Different approaches have been employed to achieve higher storage capacitance on a given die area to meet the demands of increasing packing density. For example, with trench capacitors, electrical charge has been stored in capacitors formed vertically in a trench that requires a deep trench formation, but this encounters significant processing difficulties. Another approach is to build a stacked container storage capacitor over at least a portion of the transistor to allow, therefore, smaller cells to be built without losing storage capacity. Stacked capacitors have become increasingly accepted in the semiconductor art. However, as the device density continues to increase, the planar surface area required for building the conventional stacked capacitors must be further reduced. Further, the topography of currently fabricated devices requires more difficult planarization processes to be performed on the DRAM devices.
Accordingly, there is a need for an improved method for fabricating stacked capacitors that minimizes the drawbacks of the prior art. There is also a need for stacked capacitors which have minimal spacing that is not afforded by current photolithographic feature sizes.
SUMMARY OF THE INVENTION
The present invention provides a method for forming stacked capacitors in high density, in which a plurality of patterned capacitor outlines in the form of walls, are formed over the bit line of a semiconductor device. In one aspect of the invention, spacers are formed on the patterned capacitor walls and become part of the cell polysilicon after being covered with cell nitride. In another aspect, the spacers are formed of a material capable of being etched back, such as titanium nitride. In another aspect, a metal layer is patterned and annealed to a polysilicon layer to form a mask for a capacitor array, and subsequently etched to form the array.
Additional features and advantages of the present invention will be more clearly apparent from the detailed description which is provided in connection with accompanying drawings which illustrate exemplary embodiments of the invention.


REFERENCES:
patent: 4978634 (1990-12-01), Shen et al.
patent: 5250457 (1993-10-01), Dennison
patent: 5399518 (1995-03-01), Sim et al.
patent: 5418180 (1995-05-01), Brown
patent: 5488011 (1996-01-01), Figura et al.
patent: 5497071 (1996-03-01), Gonzales
patent: 5545582 (1996-08-01), Roh
patent: 5563089 (1996-10-01), Jost et al.
patent: 5604146 (1997-02-01), Tseng
patent: 5728617 (1998-03-01), Tseng
patent: 5770499 (1998-06-01), Kwok et al.
patent: 5789289 (1998-08-01), Jeng
patent: 5902126 (1999-05-01), Hong et al.
patent: 5926363 (1999-07-01), Kuriyama
patent: 5926710 (1999-07-01), Tseng
patent: 5976977 (1999-11-01), Hong
patent: 5998256 (1999-12-01), Juengling
patent: 6008513 (1999-12-01), Chen
patent: 6030867 (2000-02-01), Chien et al.
patent: 6087263 (2000-07-01), Clampitt et al.
patent: 6159839 (2000-12-01), Jeng et al.
patent: 6391735 (2002-05-01), Durcan et al.
patent: 6395600 (2002-05-01), Durcan et al.
patent: 6417537 (2002-07-01), Yang et al.
patent: 6426243 (2002-07-01), Coursey
patent: 6680502 (2004-01-01), Clampitt
patent: 6686235 (2004-02-01), Clampitt

Affiliated with

Also associated with

Rating

Buried digit spacer separated capacitor array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buried digit spacer separated capacitor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buried digit spacer separated capacitor array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3213984