Built-in system and method for testing integrated circuit...

Details Built-in system and method for testing integrated circuit... Built-in system and method for testing integrated circuit...

2008-04-22

2008-04-22

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Read/write circuit

Testing

C365S200000

Reexamination Certificate

active

11442506

ABSTRACT:
A built-in self-test system for a dynamic random access memory device using a data output register of the memory device to apply test signals to data bus terminals and a data strobe terminal of the memory device responsive to respective clock signals. The clock signal are generated by a test system oscillator and coupled through a clock tree of the memory device. The test system further includes a selector that sequentially selects each of the test signals applied to the data bus terminals and applies the selected test signal to a multi-phase generator. The multi-phase generator delays the selected signal by different time to generate a set of delayed signals. The phases of the delayed signals are compared to the test signal applied to the data strobe terminal to determine the delay of the compared signals relative to each other, thereby determining the timing parameter.

REFERENCES:
patent: 2005/0162948 (2005-07-01), Swanson et al.

Affiliated with

Also associated with

Rating

Built-in system and method for testing integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Built-in system and method for testing integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built-in system and method for testing integrated circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3912039