Built-in self-test arrangement for integrated circuit memory...

Details Built-in self-test arrangement for integrated circuit memory... Built-in self-test arrangement for integrated circuit memory...

1999-03-15

2002-03-05

Nguyen, Viet Q. (Department: 2818)

Static information storage and retrieval

Read/write circuit

Testing

C714S030000, C714S037000, C714S039000, C714S025000, C714S048000, C714S724000, C714S733000, C714S734000, 37, 37

Reexamination Certificate

active

06353563

ABSTRACT:

FIELD OF THE INVENTION
This invention, relates to the field of testing an integrated circuit device and more particularly to a built-in self-test (BIST) arrangement for an integrated circuit device.
BACKGROUND OF THE INVENTION
In conventional testing of memory devices, a tester is used to supply the control signals such as RAS, CAS and WE, address signals, such as Ao-An, and data to the device under test. Outputs from the device under test are sampled by the tester to determine whether the device passes or fails. Testing of memories requires longer tester times, as device density increases. This results in escalating test cost. As the capacity of integrated circuit memory devices increases to 256 Mbits and above, testing time per device becomes a major component of cost of integrated circuit memory devices.
One way to test integrated circuit memory devices in less time per device is to apply a single test data bit to several cells concurrently by multiplexing the single bit to the several cells in parallel. Some failures, however, cannot be screened unless a single cell is accessed at a time. With limited parallelism, i.e., a number of units being tested simultaneously, high test time also translates into a long manufacturing cycle time. Testing of one batch of memory devices requires most of the other devices to be waiting in queue to be tested while some of the memory devices are actually undergoing functional test. One solution would be to get more testers, but this is not practical as it involves even higher cost. The time to deliver a batch of tested memory devices to a customer increases as a result. Another solution is to apply the test from the testers in parallel to the devices under test. The problem with this solution is that the parallel leads occasionally cause good devices to fail because of cross talk among the parallel leads.
Thus there is a problem in finding some way to efficiently test large capacity memory devices without requiring an enormous amount of time on a tester per memory device.
SUMMARY OF THE INVENTION
This problem and others are resolved by an integrated circuit which has a built-in self-test (BIST) arrangement. The built-in self-test arrangement includes a read only memory that stores test algorithm instructions. A logic circuit, receives an instruction read from the read only memory and produces a group of output signals dependent upon the instruction. A BIST register receives and stores the group of output signals from the logic circuit for controlling self-test of the integrated circuit. A pass/fail comparator circuit compares expected data bits with data bits written into and read from a memory array to determine whether the integrate circuit passes or fails the test.


REFERENCES:
patent: 5006787 (1991-04-01), Katircioglu et al.
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5329533 (1994-07-01), Lin
patent: 5568437 (1996-10-01), Jamal
patent: 5640404 (1997-06-01), Satish
patent: 5751987 (1998-05-01), Mahant-Shetti et al.
patent: 5875153 (1999-02-01), Hii
patent: 5878051 (1999-03-01), Sharma et al.
patent: 5883843 (1999-03-01), Hii et al.
patent: 5923599 (1999-07-01), Hii et al.
patent: 5925144 (1999-07-01), Sebaa
patent: 5936900 (1999-08-01), Hii et al.
patent: 5953272 (1999-09-01), Powell et al.
patent: 5959912 (1999-09-01), Powell et al.
patent: 5991213 (1999-11-01), Cline et al.
patent: 6137734 (2000-10-01), Schnoner et al.
patent: 409127206 (1997-05-01), None
patent: 410143386 (1998-05-01), None
patent: 10302499 (1998-11-01), None
U.S. application No. 09/005,081, Powell et al., filed Jan. 9, 1998.
U.S. application No. 09/004,973, Powell et al., filed Jan. 9, 1998.
U.S. application No. 09/005,398, Hii, filed Jan. 9, 1998.
U.S. application No. 09/004,998, Kline et al., filed Jan. 9, 1998.
Takeshima et al.; A 55-ns 16-Mb DRAM with Built-In Self-Test Function Using Microprogram ROM; IEEE Journal of Solid-State Circuits, vol. 25, No. 4, Aug. 1990; pp. 903-911.
Takeshima et al.; A 55ns 16Mb DRAM; 1989 IEEE International Solid-State Circuits Conference; Feb. 17, 1989; pp. 246-247.
Voss et al.; A 14-ns 256K × 1CMOS SRAM with Multiple Test Modes; IEEE Journal of Solid-State Circuits, vol. 24, No., Aug. 1989; pp. 874-880.
Miyaji et al.; A Multibit Test Trigger Circuit for Megabit SRAMs; IEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990; pp. 68-71.

Affiliated with

Also associated with

Rating

Built-in self-test arrangement for integrated circuit memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Built-in self-test arrangement for integrated circuit memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built-in self-test arrangement for integrated circuit memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2851930