Excavating
Patent
1997-10-27
1999-09-21
Canney, Vincent P.
Excavating
G06F 1100
Patent
active
059563508
ABSTRACT:
A memory device which tests the memory array under typical operating conditions. In one embodiment, the memory device incorporates a heating element to heat the memory array to a predetermined operating temperature, and a BIST (built-in self test) unit to test the memory array at the predetermined operating temperature. This may advantageously provide a method for detecting and repairing faulty memory locations that would not normally test faulty under initial power-up conditions. Broadly speaking, the present invention contemplates a memory device which comprises a memory array and a heating element on a substrate. The memory array is configured to receive a read/write signal on a read/write line, configured to receive an address on an address bus, configured to provide data to a data bus when the read/write signal indicates a read operation, and configured to store data from the data bus when the read/write signal indicates a write operation. The data on the data bus is stored in a memory location indicated by the address on the address bus. The heating element is coupled to the substrate to heat the memory array to a predetermined operating temperature. The memory device may further include a temperature sensor coupled to the substrate and configured to provide a temperature signal indicative of a temperature of the memory array, and a heating control coupled to receive the temperature signal and coupled to responsively regulate power to the heating element.
REFERENCES:
patent: 4057788 (1977-11-01), Sage
patent: 4633438 (1986-12-01), Kume et al.
patent: 4661929 (1987-04-01), Aoki et al.
patent: 4715014 (1987-12-01), Tuvell et al.
patent: 4910709 (1990-03-01), Dhong et al.
patent: 4935896 (1990-06-01), Matsumura et al.
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5119330 (1992-06-01), Tanagawa
patent: 5159570 (1992-10-01), Mitchell et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5276843 (1994-01-01), Tillinghast et al.
patent: 5278796 (1994-01-01), Tillinghast et al.
patent: 5282162 (1994-01-01), Ochii
patent: 5283761 (1994-02-01), Gillingham
patent: 5351210 (1994-09-01), Saito
patent: 5357464 (1994-10-01), Shukuri et al.
patent: 5394362 (1995-02-01), Banks
patent: 5459686 (1995-10-01), Saito
patent: 5471209 (1995-11-01), Sutterlin et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5532955 (1996-07-01), Gillingham
patent: 5577050 (1996-11-01), Bair et al.
patent: 5596534 (1997-01-01), Manning
patent: 5600591 (1997-02-01), Takagi
patent: 5652729 (1997-07-01), Iwata et al.
patent: 5673028 (1997-09-01), Levy
patent: 5684997 (1997-11-01), Kau et al.
Bakker, et al, "micropower CMOS Temperature Sensor with Digital Output," IEEE Journal of solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 933-937.
Abbott, et al., "A 4K MOS Dynamic Random-Access Memory," IEEE Journal of Solid-State Circuits, vol. SC-8, No. 5, Oct. 1973, pp. 292-298.
Irrinki V. Swamy
Lepejian Yervant D.
Canney Vincent P.
Heuristic Physics Laboratories, Inc.
Kivlin B. Noel
LSI Logic Corporation
LandOfFree
Built in self repair for DRAMs using on-chip temperature sensing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Built in self repair for DRAMs using on-chip temperature sensing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built in self repair for DRAMs using on-chip temperature sensing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-87146