Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-22
2008-04-22
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C703S019000
Reexamination Certificate
active
07363610
ABSTRACT:
Systems and methods for designing and generating integrated circuits using a high-level language are described. The high-level language is used to generate performance models, functional models, synthesizable register transfer level code defining the integrated circuit, and verification environments. The high-level language may be used to generate templates for custom computation logical units for specific user-determined functionality. The high-level language and compiler permit optimizations for power savings and custom circuit layout, resulting in integrated circuits with improved performance per watt of power consumption.
REFERENCES:
patent: 5471398 (1995-11-01), Stephens
patent: 5841663 (1998-11-01), Sharma et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6647524 (2003-11-01), Huang et al.
patent: 6853970 (2005-02-01), Gupta et al.
patent: 2003/0033595 (2003-02-01), Takagi et al.
patent: 2004/0260528 (2004-12-01), Ballagh et al.
patent: 2005/0049843 (2005-03-01), Hewitt et al.
patent: 2006/0117279 (2006-06-01), Van Ginneken et al.
patent: 0 848 342 (1998-06-01), None
patent: 1 517 254 (2005-03-01), None
patent: WO 00/19343 (2000-04-01), None
patent: WO 03/091914 (2003-11-01), None
Shackleford, B. et al.: “Satsuki: An Integrated Processor Synthesis and Compiler Generation System”, IEICE Transactions on Information and Systems, Information & Systems Society, Tokyo, JP, vol. E79-D, No. 10, Oct. 1996, pp. 1373-1381, XP000635525, ISSN: 0916-8532.
Bergamaschi R. et al.: “Coral-Automating the Design of Systems-on-Chip Using Cores”, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference. (CICC 2000). Orlando, FL, May 21-24, 2000, IEEE Custom Integrated Circuits Conference. CICC, New York, NY: IEEE, US, vol. CONF. 22, May 21, 2000, pp. 109-112, XP002186200, ISBN: 0-7803-5810-4.
International Search Report, Jul. 27, 2007.
Nvidia Corporation
Patterson & Sheridan L.L.P.
Siek Vuthe
LandOfFree
Building integrated circuits using a common database does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Building integrated circuits using a common database, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Building integrated circuits using a common database will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747324