Buffering technique using structured delay skewing

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07404162

ABSTRACT:
A line buffering technique in which a plurality of line buffers are arranged based on a determined average number of branches and stages that are necessary to implement the buffers based on design constraints. In an exemplary embodiment, the line buffers may be arranged in any buffer topology arrangement meeting the average number of branches and the number of stages design constraints.

REFERENCES:
patent: 7073145 (2006-07-01), Fry et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Buffering technique using structured delay skewing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffering technique using structured delay skewing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffering technique using structured delay skewing will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2807560

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.