Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-22
2008-07-22
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07404162
ABSTRACT:
A line buffering technique in which a plurality of line buffers are arranged based on a determined average number of branches and stages that are necessary to implement the buffers based on design constraints. In an exemplary embodiment, the line buffers may be arranged in any buffer topology arrangement meeting the average number of branches and the number of stages design constraints.
REFERENCES:
patent: 7073145 (2006-07-01), Fry et al.
Matsuo Shin-ichiro
Otaka Toshinori
Dickstein & Shapiro LLP
Do Thuan
Micro)n Technology, Inc.
LandOfFree
Buffering technique using structured delay skewing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffering technique using structured delay skewing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffering technique using structured delay skewing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2807560