Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1997-10-27
2000-04-04
Shin, Christopher B.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
710 57, 710128, 710129, G06F 1300
Patent
active
060473398
ABSTRACT:
A "virtual FIFO" system for use in buffering data between transacting buses that transfer data at different rates includes a memory device and a controller that partitions the memory device into multiple regions, each of which is configured to operate as a distinct data buffer.
REFERENCES:
patent: 4463443 (1984-07-01), Frankel
patent: 4829475 (1989-05-01), Ward et al.
patent: 5224093 (1993-06-01), Denzel et al.
patent: 5261059 (1993-11-01), Hedberg et al.
patent: 5305253 (1994-04-01), Ward
patent: 5426639 (1995-06-01), Follett et al.
patent: 5444853 (1995-08-01), Lentz
patent: 5497467 (1996-03-01), Wakui et al.
patent: 5524270 (1996-06-01), Haess
patent: 5546347 (1996-08-01), Ko et al.
patent: 5587953 (1996-12-01), Chung
patent: 5592629 (1997-01-01), Gamble
patent: 5664122 (1997-09-01), Rabe et al.
patent: 5758166 (1998-05-01), Ajanovic
patent: 5761450 (1998-06-01), Shah
patent: 5812774 (1998-09-01), Kempf et al.
patent: 5815677 (1998-09-01), Goodrum
patent: 5859988 (1999-01-01), Ajanovic
Chau Vi
Su Sam
Tarr Dan
Emulex Corporation
Shin Christopher B.
LandOfFree
Buffering data that flows between buses operating at different f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffering data that flows between buses operating at different f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffering data that flows between buses operating at different f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374641