Buffered writes and memory page control

Details Buffered writes and memory page control Buffered writes and memory page control

2003-02-10

2008-12-23

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S100000, C711S154000

Reexamination Certificate

active

07469316

ABSTRACT:
Machine-readable media, methods, and apparatus are described to issue transactions to a memory. In some embodiments, a memory controller may select pending transactions based upon selection criteria and may issue the selected transactions to memory. Further, the memory controller may close a page of the memory accessed by a write transaction in response to determining that the write transaction is the last write transaction of a series of one or more write transactions.

REFERENCES:
patent: 4354232 (1982-10-01), Ryan et al.
patent: 5603010 (1997-02-01), Dodd et al.
patent: 5666494 (1997-09-01), Mote et al.
patent: 5953743 (1999-09-01), Jeddeloh et al.
patent: 6128716 (2000-10-01), Biggs
patent: 6219765 (2001-04-01), Jeddeloh
patent: 6269433 (2001-07-01), Jones et al.
patent: 6363460 (2002-03-01), Jeddeloh
patent: 6400631 (2002-06-01), Williams et al.
patent: 6505282 (2003-01-01), Langendorf et al.
patent: 6507530 (2003-01-01), Williams et al.
patent: 6553449 (2003-04-01), Dodd et al.
patent: 6556952 (2003-04-01), Magro
patent: 6697888 (2004-02-01), Halbert et al.
patent: 6725349 (2004-04-01), Langendorf et al.
patent: 6742098 (2004-05-01), Halbert et al.
patent: 6766385 (2004-07-01), Dodd et al.
patent: 2001/0013082 (2001-08-01), Jeddeloh
patent: 2003/0061459 (2003-03-01), Aboulenein et al.
patent: 2003/0182513 (2003-09-01), Dodd et al.
patent: 2004/0015645 (2004-01-01), Dodd et al.
patent: 2004/0042320 (2004-03-01), Dodd et al.
patent: 2004/0044832 (2004-03-01), Dodd
patent: 2004/0088451 (2004-05-01), Dodd et al.
patent: 2004/0243768 (2004-12-01), Dodd et al.
patent: 1180430 (1998-04-01), None
Pending U.S. Appl. No. 10/676,781, p. 16947, entitled: “Adaptive Page Management”, filed on Sep. 30, 2003.
Pending U.S. Appl. No. 09/664,981, p. 2035, entitled: “Device and Apparatus for Improving Performance of Low-Cost Memory Devices”, filed on Sep. 18, 2000.
Pending U.S. Appl. No. 09/664,516, p. 9606, entitled: “System and Method for Controlling Data Flow Direction in a Memory System”, filed on Sep. 29, 2000.
Pending U.S. Appl. No. 09/677,137, p. 9616, entitled: “Method and Apparatus for Managing Power in a Memory Component While Maintaining High Performance”, filed on Sep. 29, 2000.
Pending U.S. Appl. No. 09/666,489, p. 9836, entitled: “Buffering Data Transfer Between a Chipset and Memory Modules”, filed Sep. 18, 2000.
Zhao Zhang et al: A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality; Micro-33. Proceedings of the 33rd. annual ACM/IEEE Int'l symposium on Microarchitecutre, Monterey, CA, Dec. 10-13, 2000. IEEE Comp. Soc, US, XP010528873; ISBN: 0-7695-0924-X; pp. 32-41.
Int'l Application No. PCT/US2004/000032 Int'l Search Report & Written Opinion dated Apr. 11, 2006.

Affiliated with

Also associated with

Rating

Buffered writes and memory page control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffered writes and memory page control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffered writes and memory page control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4047800