Electronic digital logic circuitry – Interface – Current driving
Patent
1997-07-09
1999-07-20
Tokar, Michael
Electronic digital logic circuitry
Interface
Current driving
326 17, 365205, H03K 190175, H03K 19094, G11C 700
Patent
active
059260378
ABSTRACT:
A buffer circuit which can solve a problem of a conventional buffer circuit in that high speed data transfer is hindered because of parasitic capacitance of signal lines, which has an affect on the discharge time of inverters in a latch circuit of the buffer circuit, when the buffer circuit changes its state from a first term (non-transfer mode) to a second term (transfer mode). The buffer circuit solves this problem by pouring a current, which flows thereinto from a first signal line, into ground through a first PMOS transistor, a first NMOS transistor and a third NMOS transistor, and by pouring a current, which flows thereinto from a second signal line, into the ground through a second PMOS transistor, a second NMOS transistor and the third NMOS transistor.
REFERENCES:
patent: 4739499 (1988-04-01), Simpson
patent: 4804871 (1989-02-01), Walters, Jr.
patent: 4937480 (1990-06-01), Higuchi et al.
patent: 5228106 (1993-07-01), Ang et al.
patent: 5325335 (1994-06-01), Ang et al.
patent: 5508644 (1996-04-01), Branson et al.
patent: 5872736 (1999-02-01), Keeth
Fujita Kouichi
Sato Fumiki
Chang Daniel D.
Mitsubishi Denki & Kabushiki Kaisha
Tokar Michael
LandOfFree
Buffer circuit which transfers data held in a first latch circui does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffer circuit which transfers data held in a first latch circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer circuit which transfers data held in a first latch circui will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1324818