Buffer circuit and buffer control method

Details Buffer circuit and buffer control method Buffer circuit and buffer control method

2007-03-30

2009-11-24

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Read/write circuit

With shift register

C365S230060

Reexamination Certificate

active

07623395

ABSTRACT:
A buffer circuit includes a storage unit having a first storage capacity that stores data based on a write request inputted from an outside and outputs the data in an order in which the data was written, based on a read request inputted from the outside. And a second storage capacity in the first storage capacity which is used to store the data is adjusted based on an amount of valid data which has been written into the storage unit but has not been read from the storage unit.

REFERENCES:
patent: 4258418 (1981-03-01), Heath
patent: 5426639 (1995-06-01), Follett et al.
patent: 2005/0060453 (2005-03-01), Matsui et al.
patent: 2003-36145 (2003-02-01), None

Affiliated with

Also associated with

Rating

Buffer circuit and buffer control method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer circuit and buffer control method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer circuit and buffer control method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4124433