Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1997-06-25
1999-11-09
Santamauro, Jon
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
326 83, 326 86, H03K 1716
Patent
active
059821914
ABSTRACT:
A bus line is provided with broadly distributed signal termination by using switched termination logic where the pull up resistance of a driver corresponds to the characteristic impedance of the line and the pull down resistance of the driver corresponds to the number of drivers coupled to the line. Accordingly, signals being transmitted over the bus suffer relatively few reflections thus advantageously producing a shortened signal settling time, thereby increasing the attainable signaling frequency.
REFERENCES:
patent: 4694205 (1987-09-01), Shu et al.
patent: 4707620 (1987-11-01), Sullivan et al.
patent: 4719369 (1988-01-01), Asano et al.
patent: 4743784 (1988-05-01), Obara et al.
patent: 4804871 (1989-02-01), Walters, Jr.
patent: 4831287 (1989-05-01), Golab
patent: 4845675 (1989-07-01), Krenik et al.
patent: 4855628 (1989-08-01), Jun
patent: 4859877 (1989-08-01), Cooperman et al.
patent: 4931675 (1990-06-01), Iwata
patent: 4937479 (1990-06-01), Hoshi
patent: 4959563 (1990-09-01), Schenck
patent: 5134311 (1992-07-01), Biber et al.
patent: 5162672 (1992-11-01), McMahan et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5371420 (1994-12-01), Nakao
patent: 5457407 (1995-10-01), Shu et al.
patent: 5602494 (1997-02-01), Sundstrom
patent: 5615161 (1997-03-01), Mu
patent: 5644252 (1997-07-01), Watarai
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 5726583 (1998-03-01), Kaplinsky
patent: 5852579 (1998-12-01), Arcoleo et al.
Kevin S. Donnelly et al.; "A 660 MB/s Interface Megacell Portable Circuit in 0.3 .mu.m-0.7 .mu.m CMOS ASIC", IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996.
Toshiro Takahashi et al.; "A CMOS Gate Array with 600Mb/s Simultaneous Biderectional I/O Circuits", Article from IEEE International Solid-State Circuits Conference, pp. 40-41. 1995.
Le Don Phu
Santamauro Jon
Sun Microsystems Inc.
Terrile Stephen A.
LandOfFree
Broadly distributed termination for buses using switched termina does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Broadly distributed termination for buses using switched termina, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Broadly distributed termination for buses using switched termina will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1461517