Bridge for interconnecting a computer system bus, an expansion b

Details Bridge for interconnecting a computer system bus, an expansion b Bridge for interconnecting a computer system bus, an expansion b

1995-05-03

1998-08-11

Harvey, Jack B.

395306, 395311, 395307, 395287, 395290, 395851, 395858, 395857, 395847, 395509, 395511, 395512, 395520, 395521, 395526, H01J 1300

Patent

active

057939969

ABSTRACT:
In a computer system an apparatus interconnects a first bus, a second bus and a frame buffer, wherein the first bus and the second bus are of incompatible bus architecture types. For example the first bus may be a loosely coupled bus having split-bus transaction capability, such as the ARBus, and the second bus may be a tightly ordered bus, such as the PCI local bus. The apparatus includes bridge hardware for converting access requests from the first bus into suitable requests for the second bus. Data paths within the apparatus allow data to be routed from one bus to another. The apparatus further includes a frame buffer controller that is accessible from either of the first or second buses for performing read or write operations from/to the frame buffer. Data path logic allows data to be routed from any of the first bus, second bus and frame buffer to any other one of these three locations. In a preferred embodiment, the data paths are fabricated on a first integrated circuit, and all of control logic is fabricated on a second integrated circuit. The partitioning of hardware in this manner allows for an efficient interface to be provided between the two chips.

REFERENCES:
patent: 4935868 (1990-06-01), Dulac
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5257348 (1993-10-01), Roskowski et al.
patent: 5257391 (1993-10-01), Dulac et al.
patent: 5263138 (1993-11-01), Wasserman et al.
patent: 5274753 (1993-12-01), Roskowski et al.
patent: 5301272 (1994-04-01), Atkins
patent: 5359715 (1994-10-01), Heil et al.
patent: 5488695 (1996-01-01), Cutter
patent: 5544334 (1996-08-01), Noll
patent: 5553249 (1996-09-01), Datwyler et al.
patent: 5566306 (1996-10-01), Ishida
patent: 5596729 (1997-01-01), Lester et al.
patent: 5606672 (1997-02-01), Wade
patent: 5611058 (1997-03-01), Moore et al.
patent: 5619728 (1997-04-01), Jones et al.
patent: 5621902 (1997-04-01), Cases et al.
patent: 5634013 (1997-05-01), Childers et al.
patent: 5640545 (1997-06-01), Baden et al.
PowerPC 601 RISC Microprocessor User's Manual, pp. 2-42 through 2-70; 8-1 through 8-36; and 9-1 through 9-52, published by Motorola in 1993.
PCI Local Bus Specification, Review Draft Revision 2.1, published Oct. 21, 1994 by the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214.
PCI Multimedia Design Guide, Revision 1.0 (Mar. 29, 1994), which is distributed by the PCI Multimedia Working Group (part of the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214).

Affiliated with

Also associated with

Rating

Bridge for interconnecting a computer system bus, an expansion b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bridge for interconnecting a computer system bus, an expansion b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge for interconnecting a computer system bus, an expansion b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-400335