Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2001-04-30
2004-02-03
Perveen, Rehana (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S306000, C710S311000, C710S315000, C370S402000
Reexamination Certificate
active
06687773
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not Applicable.
REFERENCE TO A MICROFICHE APPENDIX
Not Applicable.
BACKGROUND OF THE INVENTION
The present invention relates to digital signal processors (DSPs) and more particularly to a bridge for connecting a digital signal processor (DSP) to an on-chip bus (OCB) such as an Advanced Microcontroller Bus Architecture (“AMBA”) Advanced High-performance Bus (“AHB”).
The device known as the Digital Signal Processor, DSP, is a specialized microprocessor which can process signal streams with complex mathematical formulas in real time. A DSP is typically ten to fifty times more powerful than typical microprocessor devices such as the microprocessor cores used in application specific integrated circuits (ASICs). Applicant's ZSP DSP has an open architecture which allows it to be easily programmed and used for numerous applications.
As complex cores, such as DSPs, are integrated in current and future generation ASICs, leading semiconductor companies are increasingly adopting standardized integration over On-Chip Busses (OCBs). OCB standardization facilitates a host of system on chip issues, including core portability, design reuse, leveraging common peripherals and processors, improving automated verification, and increasing customer capabilities to create products from a common design platform. Many widely used RISC (reduced instruction set computer) and DSP cores have their own complex and unique bus structures that often lack native provisions for straightforward integration with each other and supporting logic. A key need for multi-core systems is for buses to connect together these building blocks in a consistent manner that allows multiple cores to master the bus, rapidly moving large blocks of data and high-speed data transfer. These requirements drive the adoption of OCB standards.
Some additional business drivers for the adoption of OCB standards by semiconductor companies are: facilitating use of high value proprietary cores; reducing barriers to integrating proprietary cores from third party industry sources; providing a freely licensed and non-proprietary system framework and bus structure; reducing risk and engineering effort in system or ASIC integration and communication; minimizing interconnection issues to system companies; and, meeting industry standards for semiconductor vendor independence.
In order to support technical and business OCB requirements, a range of semiconductor companies are adopting the Advanced Microcontroller Bus Architecture (AMBA) for high performance proprietary core integration. AMBA was developed by ARM Inc. in collaboration with its semiconductor partners and put in the public domain to provide a de facto standard for integrating RISC processors to other proprietary cores and peripherals. The Open AMBA standard for a set of system busses for integrating processor and other proprietary cores defines the most widely implemented on-chip bus (OCB) in the industry. The AMBA standard version 2.0 defines three sets of busses, AHB (AMBA High-performance Bus), ASB (AMBA System Bus), and APB (AMBA Peripheral Bus). AHB was developed for on-chip bussing in high bandwidth processor cores.
The AMBA AHB is intended to address the requirements of high-performance synthesizable designs. It is a high-performance system bus that supports multiple bussed cores and provides high-bandwidth operation. The AHB is a single-edge timed, multiplexed data bus controlled by arbitration logic. AHB bus arbitration connects multiple processor and peripheral cores. AHB control signals define arbitration and decoding control of the bus and its interfaces. The AHB controls are not specific to a processor, but are optimized for memory systems. AHB supports block transfers and wider bus controls needed in high-speed high bandwidth systems.
As the applications have become more complex, e.g. multimedia wireless and broadband applications, DSPs have been increasingly used with ASICs to provide the required functionality. However, DSPs generally operate at clock frequencies higher than can be supported by the AMBA AHB and generally use different signal protocols. To realize the benefits of both ASICs and DSP, it would be useful to provide a means for coupling signals, including data and instructions, between the ASIC's on-chip bus, such as the AMBA AHB, and a DSP despite the differing clock frequencies and signal protocols. By providing the DSP with access to the on-chip bus, the DSP would have access to other peripheral devices and large mass storage memories available to the ASIC.
BRIEF SUMMARY OF THE INVENTION
In accordance with the present invention, a bridge is provided between a DSP and an on-chip bus which allows the DSP to operate as a master on the on-chip bus. The bridge includes an instruction unit master interface and a data unit master interface to convert DSP instruction unit and data unit external signals into bus protocol signals. A bridge arbiter is provided to receive the signals from the two interfaces and selectively pass the signals to a generic bus master. A synchronization unit is provided to insure alignment of positive clock transitions between the different clock frequencies of the on-chip bus and the DSP and to buffer signals as needed. The generic bus master couples signals from the bridge arbiter and the synchronization unit to the on-chip bus in compliance with standard signal protocol.
REFERENCES:
patent: 5712986 (1998-01-01), Vo
patent: 6128673 (2000-10-01), Aronson et al.
patent: 6295568 (2001-09-01), Kelley et al.
patent: 6529847 (2003-03-01), Hamilton et al.
patent: 6567881 (2003-05-01), Mojaver et al.
patent: 6571308 (2003-05-01), Reiss et al.
Dang Keith D.
Stewart Charles H.
Conley Rose & Tayon
LSI Logic Corporation
Perveen Rehana
LandOfFree
Bridge for coupling digital signal processor to on-chip bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge for coupling digital signal processor to on-chip bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge for coupling digital signal processor to on-chip bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3293324