Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1998-02-20
2000-08-29
Palys, Joseph E.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
710 8, 714 44, G06F 1100
Patent
active
061123110
ABSTRACT:
Disclosed is a system for communication among a device, a first processor, and a second processor. One of a first data path and second data path is configured. The first data path comprises a bus, such as a local PCI bus, a first remote bridge, and a first local bridge. The bridges may be comprised of PCI to PCI bridges. After configuring the first data path, the device communicates to the first processor by communicating data through the bus to the first remote bridge. The first remote bridge transmits the data to the first local bridge and the first local bridge transmits the data to the first processor. The second data path comprises the bus, a second remote bridge, and a second local bridge. After configuring the second data path, the device communicates to the second processor by communicating data through the bus to the second remote bridge. The second remote bridge transmits the data to the second local bridge and the second local bridge transmits the data to the second processor.
REFERENCES:
patent: 5136498 (1992-08-01), McLaughlin et al.
patent: 5202822 (1993-04-01), McLaughlin et al.
patent: 5426774 (1995-06-01), Banerjee et al.
patent: 5546535 (1996-08-01), Stallmo et al.
patent: 5548649 (1996-08-01), Jacobson
patent: 5586291 (1996-12-01), Lasker et al.
patent: 5617530 (1997-04-01), Stallmo et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5682509 (1997-10-01), Kabenjian
patent: 5761462 (1998-06-01), Neal et al.
patent: 5764924 (1998-06-01), Hong
patent: 5790775 (1998-08-01), Marks et al.
patent: 5854908 (1998-12-01), Ogilvie et al.
patent: 5878204 (1999-03-01), Kobayashi et al.
patent: 5937174 (1999-08-01), Weber
patent: 5938732 (1999-08-01), Lim et al.
patent: 5944838 (1999-08-01), Jantz
patent: 5991843 (1999-11-01), Porterfield et al.
patent: 6006342 (1999-12-01), Beardsley et al.
PCI Local Bus "PCI to PCI Bridge Architecture Specification", Revision 1.0, Apr. 5, 1994.
PCI Local Bus "PCI Local Bus Specification", Production Version, Revision 2.0, Apr. 30, 1993.
Beardsley Brent Cameron
Jones Carl Evan
Wade Forrest Lee
International Business Machines - Corporation
Mai Rijue
Palys Joseph E.
Victor David W.
LandOfFree
Bridge failover system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge failover system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge failover system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259937