Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-06-23
2000-06-20
Thai, Xuan M.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 52, 710113, G06F 1340
Patent
active
06078976&
ABSTRACT:
When the use of a receiver the bus is not be acquired in delayed read or posted write, the length of a burst data transfer is limited by the capacity of the buffer in a bridge device. In order to solve this problem, waits are inserted in data output process via a sender bus in delayed read or posted write according to the condition of the receiver bus. As a result, input rate of data into the buffer in the bridge device is kept constant, and the use of the receiver bus can be acquired in the delayed read or the posted write. Data is simultaneously transferred into and from the buffer in the bridge device, so that the probability of burst data transfer with a long burst data transfer length is increased.
REFERENCES:
patent: 4939643 (1990-07-01), Long et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5584033 (1996-12-01), Barrett et al.
patent: 5659718 (1997-08-01), Osman et al.
patent: 5768548 (1998-06-01), Young et al.
patent: 5778236 (1998-07-01), Gephardt et al.
patent: 5857082 (1999-01-01), Murdoch et al.
"Digital Semiconductor 21152 PCI-toPCI Data Sheet," Digital Equipment Corporation, Maynard, MA, Sep. 1997.
Matsushita Electric - Industrial Co., Ltd.
Thai Xuan M.
LandOfFree
Bridge device that prevents decrease in the data transfer effici does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge device that prevents decrease in the data transfer effici, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge device that prevents decrease in the data transfer effici will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1863736