Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2009-08-03
2010-10-12
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S082000, C326S090000, C375S219000, C375S220000
Reexamination Certificate
active
07812640
ABSTRACT:
A circuit with bi-directional signal transmission, including a first signal source, for generating a first signal comprising one bit per clock cycle during a first plurality of clock cycles, a second signal source, for generating a second signal including one bit per clock cycle during a second plurality of clock cycles, a first buffer, coupled with the first signal source, that outputs the first signal when the first buffer is enabled, a second buffer, coupled with the second signal source, that outputs the second signal when the second buffer is enabled, and a plurality of logical gates, coupled with the first signal source, the second signal source, the first buffer and the second buffer, that control enablement of the first buffer and the second buffer, such that (i) at any given clock cycle at least one of the first buffer and the second buffer is disabled, and (ii) when the first buffer and said the buffer are both disabled, subsequent generation of a ‘0’ bit in the first signal or the second signal causes enablement of the first buffer or the second buffer, respectively.
REFERENCES:
patent: 3832489 (1974-08-01), Krishna
patent: 5625673 (1997-04-01), Grewe et al.
patent: 5628055 (1997-05-01), Stein
patent: 5790526 (1998-08-01), Kniess et al.
patent: 5809115 (1998-09-01), Inkinen
patent: 5893037 (1999-04-01), Reele et al.
patent: 5907815 (1999-05-01), Grimm et al.
patent: 6188917 (2001-02-01), Laureanti
patent: 6201867 (2001-03-01), Koike
patent: 6243578 (2001-06-01), Koike
patent: 6477357 (2002-11-01), Cook
patent: 6516202 (2003-02-01), Hawkins et al.
patent: 6617871 (2003-09-01), Stark
patent: 6640113 (2003-10-01), Shim et al.
patent: 6690947 (2004-02-01), Tom
patent: 6806737 (2004-10-01), Sung et al.
patent: 6898283 (2005-05-01), Wycherley et al.
patent: 6900664 (2005-05-01), Wu
patent: 6907264 (2005-06-01), Sterkel
patent: 6999792 (2006-02-01), Warren
patent: 7085542 (2006-08-01), Dietrich et al.
patent: 7194285 (2007-03-01), Tom
patent: 7266391 (2007-09-01), Warren
patent: 7266463 (2007-09-01), Dixon et al.
patent: 7292067 (2007-11-01), Schwarz
patent: 7512671 (2009-03-01), Gladwin et al.
patent: 7692450 (2010-04-01), Aranovsky
patent: 7737727 (2010-06-01), Aranovsky
patent: 2002/0090980 (2002-07-01), Wilcox et al.
patent: 2002/0151327 (2002-10-01), Levitt
patent: 2004/0233930 (2004-11-01), Colby, Jr.
patent: 2004/0268005 (2004-12-01), Dickie
patent: 2005/0070225 (2005-03-01), Lee
patent: 2005/0159184 (2005-07-01), Kerner et al.
patent: 2006/0003804 (2006-01-01), Liu
patent: 2006/0105722 (2006-05-01), Kumar
patent: 2006/0241353 (2006-10-01), Makino et al.
patent: 2007/0004450 (2007-01-01), Parikh
patent: 2007/0018957 (2007-01-01), Seo
patent: 2007/0079030 (2007-04-01), Okuley et al.
patent: 2007/0161404 (2007-07-01), Yasujima et al.
patent: 2007/0266182 (2007-11-01), Lanning
patent: 2007/0266183 (2007-11-01), Lanning
patent: 2007/0288583 (2007-12-01), Rensin et al.
patent: 2008/0009325 (2008-01-01), Zinn et al.
patent: 2008/0026794 (2008-01-01), Warren
patent: 2008/0040354 (2008-02-01), Ray et al.
patent: 2008/0140886 (2008-06-01), Izutsu
patent: 1871075 (2007-12-01), None
patent: 9421058 (1994-09-01), None
patent: 0059247 (2000-10-01), None
patent: 0186922 (2001-11-01), None
patent: 03103174 (2003-12-01), None
Modu Ltd.
Soquel Group LLC
Tan Vibol
LandOfFree
Bridge design for SD and MMC data buses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge design for SD and MMC data buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge design for SD and MMC data buses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4190753