Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-01-11
2011-01-11
Myers, Paul R (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
Reexamination Certificate
active
07870323
ABSTRACT:
A bridge circuit includes a bus, a memory interface module, a memory control module, and an external storage control module. The memory interface module receives a memory address from a processor via a memory interface and outputs the memory address to the bus. The memory address corresponds to one of a plurality of address regions of an address space of the processor. The memory control module receives the memory address via the bus and communicates with a memory when the memory address corresponds to a first one of the plurality of address regions. The external storage control module receives the memory address via the bus and communicates with an external storage device when the memory address corresponds to a second one of the plurality of address regions.
REFERENCES:
patent: 5822550 (1998-10-01), Milhaupt et al.
patent: 5857117 (1999-01-01), Abramson et al.
patent: 6101566 (2000-08-01), Woods et al.
patent: 6145029 (2000-11-01), Deschepper et al.
patent: 6148357 (2000-11-01), Gulick et al.
patent: 6542953 (2003-04-01), Porterfield
patent: 6587868 (2003-07-01), Porterfield
patent: 2003/0191730 (2003-10-01), Adkins et al.
patent: 2005/0177829 (2005-08-01), Vishwanath
“Intel 440BX Agpset: 82443BX Host Bridge/Controller”; Intel Corp.; Apr. 1, 1998; 132 pages.
“82371AB PCI-To-ISA / IDE Xcelerator (PIIX4)”; Intel Corp.; Apr. 1, 1997; 284 pages.
“PCI Local Bus Specification”; PCI Local Bus; Jun. 1, 1995; 298 pages.
“nForce 500: nforce4 on Steroids?”; Gary Key & Wesley Fink; May 24, 2006; 32 pages.
“SiS 635 for the Intel Pentium III”; Frank Volkel; Jun. 11, 2001; 4 pages.
International Search Report and the Written Opinion of the International Searching Authority, or the Declaration mailed Jul. 4, 2009 for International Appllication No. PCT/IB2008/003613 filed Dec. 23, 2008; 14 pages.
Kuno Shinichiro
Matsumoto Munehisa
Marvell World Trade Ltd.
Myers Paul R
LandOfFree
Bridge circuit for interfacing processor to main memory and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge circuit for interfacing processor to main memory and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge circuit for interfacing processor to main memory and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2725421