Electrical computers and digital data processing systems: input/ – Intrasystem connection
Patent
1995-06-07
1999-08-24
Eng, David Y.
Electrical computers and digital data processing systems: input/
Intrasystem connection
G06F 1300
Patent
active
059419644
ABSTRACT:
A bus bridge which intercepts synchronization events and selectively flushes data in buffers within the bridge is disclosed. The bridge insures data consistency by actively intercepting synchronization events, including, interrupts, processor accesses of a control status registers, and I/O master accesses of shared memory space. Interrupt signals may be routed through the bridge, which includes a bridge control unit comprised of state machine logic for managing data transfers through the bridge. In response to an interrupt signal from an agent on a bus, the bridge control unit flushes posted data before allowing a processor to process the interrupt signal. The bridge control unit further requires that the bridge complete all posted writes generated from a first bus before the bridge accepts a read generated from a second bus. The bridge control unit additionally insures strict ordering of accesses through the bridge. Data consistency is thereby realized without requiring the bridge to participate in the cache coherency protocol of the primary bus.
REFERENCES:
patent: 3818461 (1974-06-01), Ward et al.
patent: 4965801 (1990-10-01), DuLac
patent: 5075846 (1991-12-01), Reininger et al.
patent: 5241630 (1993-08-01), Lattin, Jr. et al.
patent: 5269005 (1993-12-01), Heil et al.
patent: 5333276 (1994-07-01), Solari
Fischer Stephen
Rabe Jeff
Young Bruce
Eng David Y.
Intel Corporation
LandOfFree
Bridge buffer management by bridge interception of synchronizati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge buffer management by bridge interception of synchronizati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge buffer management by bridge interception of synchronizati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-462456