Branch target address cache selectively applying a delayed hit

Details Branch target address cache selectively applying a delayed hit Branch target address cache selectively applying a delayed hit

2011-01-25

2011-01-25

Pan, Daniel (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

C712S240000

Reexamination Certificate

active

07877586

ABSTRACT:
In at least one embodiment, a processor includes at least one execution unit that executes instructions and instruction sequencing logic, coupled to the at least one execution unit, that fetches instructions from a memory system for execution by the at least one execution unit. The instruction sequencing logic including branch target address prediction circuitry that stores a branch target address prediction associating a first instruction fetch address with a branch target address to be used as a second instruction fetch address. The branch target address prediction circuitry includes delay logic that, in response to at least a tag portion of a third instruction fetch address matching the first instruction fetch address, delays access to the memory system utilizing the second instruction fetch address if no branch target address prediction was made in an immediately previous cycle of operation.

REFERENCES:
patent: 5414822 (1995-05-01), Saito et al.
patent: 6279105 (2001-08-01), Konigsburg et al.
patent: 6353882 (2002-03-01), Hunt
patent: 6484256 (2002-11-01), Levitan et al.
patent: 6516409 (2003-02-01), Sato
patent: 6523110 (2003-02-01), Bright et al.
patent: 6611910 (2003-08-01), Sharangpani et al.
patent: 6792521 (2004-09-01), Arimilli et al.
patent: 6823447 (2004-11-01), Hay et al.
patent: 7624254 (2009-11-01), Smith et al.
patent: 2002/0178349 (2002-11-01), Shibayama et al.
patent: 2002/0199092 (2002-12-01), Henry et al.
patent: 2005/0027967 (2005-02-01), Sperber et al.
patent: 2005/0091475 (2005-04-01), Sodami
patent: 2005/0262332 (2005-11-01), Rappoport et al.
patent: 2006/0174096 (2006-08-01), Konigsburg et al.
patent: 2006/0221960 (2006-10-01), Borgione
patent: 2006/0236080 (2006-10-01), Doing et al.
patent: 2007/0033318 (2007-02-01), Gilday et al.
patent: 462587 (1991-12-01), None
Levitan et al.; “Data Processing System, Processor and Method of Data Processing Having Improved Branch Target Address Cache”; U.S. Appl. No. 11/837,893, filed Aug. 13, 2007.
Bradford et al.; “Data Processing System, Processor and Method of Data Processing Having Improved Branch Target Address Cache”; U.S. Appl. No. 11/561,002, filed Nov. 17, 2006.
Eberly Jr. et al.; “The Correlation Branch Target Address Cache”; IBM TDB, vol. 36, No. 5, pp. 83-86, May 1996.
Eickenmeyer; “Improving Instruction Cache Branch Prediction with Target Addresses”; IBM TDB, vol. 36, No. 7, pp. 497-498, Jul. 1993.

Affiliated with

Also associated with

Rating

Branch target address cache selectively applying a delayed hit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch target address cache selectively applying a delayed hit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch target address cache selectively applying a delayed hit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2729572