Branch reconfigurable systems and methods

Details Branch reconfigurable systems and methods Branch reconfigurable systems and methods

2007-03-20

2007-03-20

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

10214990

ABSTRACT:
The invention is a system and method for executing programs. The invention involves a plurality of processing elements, wherein a processing element of the plurality of processing elements generates a branch command. The invention uses a programmable network that transports the branch command from the processing element to one of a first destination processing element by a first programmed transport route and a second destination processing element by a second programmed transport route. The branch command is received and processed by one of the first destination processing element and the second destination processing element, and is not processed by the other of the first processing element and the second processing element.

REFERENCES:
patent: 5127092 (1992-06-01), Gupta et al.
patent: 5408658 (1995-04-01), Rechtschaffen et al.
patent: 5913055 (1999-06-01), Yoshida et al.
patent: 5926643 (1999-07-01), Miura
patent: 6054871 (2000-04-01), New
patent: 6079008 (2000-06-01), Clery, III
patent: 6255849 (2001-07-01), Mohan
patent: 6366999 (2002-04-01), Drabenstott et al.
patent: 6883084 (2005-04-01), Donohoe
patent: 7051194 (2006-05-01), Uneyama et al.
Mirsky, Bhan, et al, “Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.cs.caltech.edu/research/ic/transit/tn127/tn127.html. pp. 1-14.
“1.62 Multiple Instruction Multiple Data (MIMD)”, [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.epcc.ed.ac.uk/epcc-tec/documents/intro-course/Intro.book—11.html, pp. 1-3.
“VLIW at IBM Research,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.research.ibm.com/vliw/, pp. 1-2.
“An Introduction to Very-Long Instruction Word (VLIW) Computer Architecture,” Philips Semiconductors, pp. 1-11.
U. S. Appl. No 10/215,095, Schlansker.
U.S. Appl. No. 10/215,300, Schlansker et al.
Wolfe, A., et al, “A Variable Instruction Stream Extension to the VLIW Architecture,” ASPLOS IV, (1991) pp. 2-14.
New burn, C.J., et al, “Balancing Fine- and Medium-Grained Parallelism in Scheduling Loops for the XIMD Architecture,” Architecture and Compilation Techniques for Fine and Medium Grain Parallelism (A-23), (1993) pp. 39-52.
“What is Compiler-Oriented Architecture?,” [online] [Retrieved on: Feb. 26, 2002] Retrieved from: www.ece.purdue.edu/ hankd/CARPVIEW/index.html, pp. 1-5.

Affiliated with

Also associated with

Rating

Branch reconfigurable systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch reconfigurable systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch reconfigurable systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3777438