Electrical computers and digital processing systems: processing – Processing control – Generating next microinstruction address
Patent
1993-07-01
2000-06-13
Teska, Kevin J.
Electrical computers and digital processing systems: processing
Processing control
Generating next microinstruction address
G06F 932
Patent
active
06076158&
ABSTRACT:
A CPU of the RISC type employs a standardized, fixed instruction size, and permits only simplified memory access data width and addressing modes limited to register-to-register operations and register load/store operations. Byte manipulation instructions include the facility for doing in-register byte extract, insert and masking, along with non-aligned load and store instructions. The load/locked and store/conditional instructions permits the implementation of atomic byte writes. By providing a conditional move instruction, many short branches can be eliminated altogether. A conditional move instruction tests a register and moves a second register to a third if the condition is met; this function can be substituted for short branches and thus maintain the sequentiality of the instruction stream. Performance can be speeded up by predicting the target of a branch and prefetching the new instruction based upon this prediction; a branch prediction rule is followed that requires all forward branches to be predicted not-taken and all backward branches to be predicted as taken. Another embodiment uses unused bits in the standard-sized instruction to provide a hint of the expected target address for jump and jump to subroutine instructions or the like. The target can thus be prefetched before the actual address has been calculated and placed in a register. In addition, the unused displacement part of the jump instruction can contain a field to define the actual type of jump, i.e., jump, jump to subroutine, return from subroutine, and thus place a predicted target address in a stack to allow prefetching before the instruction has been executed. The processor can employ a variable memory page size, so that the entries in a translation buffer for implementing virtual addressing can be optimally used. A granularity hint is added to the page table entry to define the page size for this entry. An additional feature is the addition of a prefetch instruction which serves to move a block of data to a faster-access cache in the memory hierarchy before the data block is to be used.
REFERENCES:
patent: 4402042 (1983-08-01), Guttag
patent: 4755966 (1988-07-01), Lee et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4876642 (1989-10-01), Gibson
patent: 4945511 (1990-07-01), Itomitsu
patent: 5129068 (1992-07-01), Watanabe et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5155820 (1992-10-01), Gibson
patent: 5193156 (1993-03-01), Yoshida et al.
Intek product specification, "i860.TM. 64-Bit Microprocessor", Oct. 1989, pp. 5-1 to 5-72.
Kane, "MIPS R2000 RISC Architecture", Prentice Hall, 1987, pp. 1-1 to 4-11 and pp. A-1 to A-9.
Radin, "The 801 Minicomputer", IBM Research Report, Nov. 11, 1981, pp. 1-23 .
Sites Richard Lee
Witek Richard T.
Choi Kyle J.
Digital Equipment Corporation
Teska Kevin J.
LandOfFree
Branch prediction in high-performance processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Branch prediction in high-performance processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch prediction in high-performance processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2079094