Branch performance in high speed processor

Details Branch performance in high speed processor Branch performance in high speed processor

1994-05-16

2000-12-26

An, Meng-Ai T.

Electrical computers and digital processing systems: processing

Processing control

Branching

712205, 712238, 712239, G06F 900

Patent

active

061675091

ABSTRACT:
A high-performance CPU of the RISC (reduced instruction set) type employs a standardized, fixed instruction size, and permits only simplified memory access data width and addressing modes. The instruction set is limited to register-to-register operations and register load/store operations. Performance can be speeded up by predicting the target of a branch and prefetching the new instruction based upon this prediction; a branch prediction rule is followed that requires all forward branches to be predicted not-taken and all backward branches (as is common for loops) to be predicted as taken. Another performance improvement makes use of unused bits in the standard. sized instruction to provide a hint of the expected target address for jump and jump to subroutine instructions or the like. The target can thus be prefetched before the actual address has been calculated and placed in a register. In addition, the unused displacement part of the jump instruction can contain a field to define the actual type of jump, i.e., jump, jump to subroutine, return from subroutine, and thus place a predicted target address in a stack to allow prefetching before the instruction has been executed.

REFERENCES:
patent: 4991080 (1991-02-01), Emma et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5131086 (1992-07-01), Circello et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5163140 (1992-11-01), Sites et al.
patent: 5193156 (1993-03-01), Yoshida et al.
patent: 5193205 (1993-03-01), Matuo et al.
patent: 5228131 (1993-07-01), Ueda et al.
Intel product specification, "i860.TM. 64-Bit Microprocessor", Oct. 1989, pp. 5-1 to 5-72.
Kane, "MIPS R2000 RISC Architecture", Prentice Hall, 1987, pp. 1-1 to 4-11 and pp. A-1 to A-9.
Radin, "The 801 Minicomputer", IBM Research Report, Nov. 11, 1981, pp. 1-23.
Patterson et al, "Computer Architecture: A Quantitive Approach", Appendix E, "Survey of RISC Architectures", pp. E-1 to E-24, Morgan Kaufmann Pub. Inc., 1990.

Affiliated with

Also associated with

Rating

Branch performance in high speed processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch performance in high speed processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch performance in high speed processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1006690