Branch operation system where instructions are queued until prep

Details Branch operation system where instructions are queued until prep Branch operation system where instructions are queued until prep

1997-10-16

2000-04-18

An, Meng-Ai T.

Electrical computers and digital processing systems: processing

Processing control

Branching

712233, 712234, 712235, 712239, G06F 1500

Patent

active

060527765

ABSTRACT:
A method of effecting a branch operation without the need of instruction fetching is carried out according to the taken/untaken branch with respect to a program containing plural branch instructions, and the method is performed by an apparatus information processing. By detecting a branch instruction stored in an instruction buffer, determining its branch distance and branch condition, and if the branch distance is less than a predetermined positive distance, by then providing that branch condition as an execution condition for the instruction located within said predetermined distance to store in an instruction register, a series of instructions succeeding that branch instruction can be processed into a conditional instruction in the apparatus. The instructions may be continuously executed without refetching instructions, in both cases that a branch condition is taken and untaken. Also, the penalty of miss-prediction of a branch will be minimized.

REFERENCES:
patent: 5517628 (1996-05-01), Morrison
patent: 5623615 (1997-04-01), Salem et al.
patent: 5659722 (1997-08-01), Blanner
patent: 5701435 (1997-12-01), Chi
patent: 5734881 (1998-03-01), White
patent: 5799180 (1998-08-01), Shiell
patent: 5838961 (1998-11-01), Smith
Motorola, "PowerPC Microporcessor Family: The Programmer's Reference Guide", Motorola, pp. 5-15, Oct. 1995.
"PowerPC 604e RISC User's Manual", IBM, 1-3-6-45, Mar. 1998.
"IBM Introduces PowerPC microprocessor att 225 MHz", http://www.chips
ews/604e.annc.html, Jul. 22, 1996.
PowerPC 603e Risc Microprocessor Technical Summary Motorola and IBM http://www.ibm.com, Feb. 1996.
"Power and Power PC" by Shlomo Weiss, et al. 1994 pp. 142-149.
Computer Architecture A Quantitative Approach by David A. Patterson, 1996 pp262-309.

Affiliated with

Also associated with

Rating

Branch operation system where instructions are queued until prep does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch operation system where instructions are queued until prep, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch operation system where instructions are queued until prep will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2345484